
139
SED1335
CMOS GRAPHIC LCD CONTROLLER
For Medium-Scale LCD
Low Operating Voltage 2.7 to 5.0V
On-Chip Character Generator ROM
I
DESCRIPTION
The SED1335 is a CMOS low-power dot matrix liquid crystal graphic display controller. The device stores in
external RAM display data sent by an 8-bit microcomputer, and generates all the signals required by the LCD
drivers. The LSI incorporates an internal character generator ROM which supports user-defined characters
(also an external CGROM can be supported).
The SED1335 can be interfaced to high-speed microprocessors such as the Intel family or Motorola family.
The controller supports a set of rich commands that will allow the user to create a layered display of characters
and graphics.
Also, the controller functions as a pipeline buffer between the MPU and display memory so that low-cost,
medium-speed SRAM can be used.
I
FEATURES
CMOS low-power graphic and character display
controller
Selectable MPU interface is compatible with both
the Intel family and the Motorola family
Smooth scrolling support:
Horizontal and vertical scroll
Scrolling of selected areas of the display
Multimode display:
2 layers of overlapping characters and graphics
3 layers of overlapping graphics
Selectable display synthesis:
Inverse video
Flashing display, cursor on/off/blink
Under and bar cursor, block cursor
Simple animation
Programmable cursor
Internal character generator ROM
Supports external character generator ROM:
8
×
8 or 8
×
16 pixel characters
Allowing mixing of ROM and RAM character sets
Supports 64K bytes of memory:
4K bytes of user-definable characters
60K bytes of display memory
in 2 of 32K
×
8 100ns SRAM
or in 8 of 8K
×
8 100ns SRAM
Display duty .................... 1/2 to 1/256
Low power dissipation
5mA (typical)
0.05
μ
A (typical), standby
Logic power supply ..........................2.7 to 5.5V
Package:.................. Plastic QFP5-60 pin (F
0A
)
Plastic QFP6-60 pin (F
0B
)
I
SYSTEM BLOCK DIAGRAM
SED1335F
SRAM
MONO LCD
CPU
68xx
80xx
DATA
CONTROL