- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377008 > DT28F160S3-120 (INTEL CORP) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號(hào)： | DT28F160S3-120 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 1M X 16 FLASH 2.7V PROM, 120 ns, PDSO56 |
| 封裝： | 16 X 23.70 MM, SSOP-56 |
| 文件頁(yè)數(shù)： | 35/52頁(yè) |
| 文件大?。?/td> | 1262K |
| 代理商： | DT28F160S3-120 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
E
28F160S3, 28F320S3
35
ADVANCE INFORMATION
Bus
Operation
Write
Command
Comments
Erase Block Data = 28h or 20h
Addr = Block Address
Read
XSR.7=valid
Addr = X
Check XSR.7
1 = Erase queue available
0 = No Erase queue available
Erase Block Data = 28H
Addr = Block Address
SR.7=valid; SR.6-0=X
With the device enabled,
OE# low updates SR
Addr = X
Check XSR.7
1 = Erase queue available
0 = No Erase queue available
Erase
Confirm
Addr = X
Status Register data
With the device enabled,
OE# low updates SR
Addr = X
Check SR.7
1 = WSM ready
0 = WSM busy
1. The Erase Confirm byte must follow Erase Setup when
the Erase Queue status (XSR.7)=0.
Full status check can be done after all Erase and Write
sequences complete. Write FFh after the last
operation to reset the device to Read Array mode.
Standby
Write
Read
Standby
Write
(Note 1)
Read
Data = D0H
Standby
Erase Block
Time-Out
Start
Read
Status Register
SR.7 =
Erase Flash
Block(s) Complete
0
1
No
Full Status
Check if Desired
Suspend
Erase
No
Yes
Device
Supports
Queuing
Issue Block Queue
Erase Command 28H,
Block Address
Read Extended Status
Register
Is Queue
Available
XSR.7=
Another
Block
Erase
Issue Erase Command
28H Block Address
Read Extended
Status Register
Write Confirm D0H
Block Address
Another
Block
Erase
Is Queue
Full
XSR.7=
0=Yes
1=No
Yes
No
1=Yes
Yes
Issue Single Block
Erase Command 20H,
Block Address
No
0=No
No
Suspend
Erase Loop
Yes
Yes
Write Confirm D0H
Block Address
Set Time-Out
Issue Read
Status Command
Q
(
w
Figure 10. Block Erase Flowchart
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| dt31-2025at | Telecommunication HDSL Transformer |
| DT31-2026AT | Telecommunication HDSL Transformer |
| DT31-2031AT | Telecommunication HDSL Transformer |
| DT31-2032AT | Telecommunication HDSL Transformer |
| DT31N06KOF-A | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DT28F160S3-130 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| DT28F160S3-75 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| DT28F160S570 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 VOLT FlashFilea?￠ MEMORY |
| DT28F320J5120 | 制造商:INTEL 功能描述:_ |
| DT28F320J5-120 | 制造商:INTEL 功能描述:_ |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。