參數(shù)資料
型號(hào): SCN2681TC1N40
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: Dual asynchronous receiver/transmitter DUART
中文描述: 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40
封裝: 0.600 INCH, PLASTIC, DIP-40
文件頁數(shù): 5/14頁
文件大小: 114K
代理商: SCN2681TC1N40
Philips Semiconductors
Product specification
SCN2681T
Dual asynchronous receiver/transmitter (DUART)
1998 Sep 04
5
PIN DESCRIPTION
MNEMONIC
D0–D7
TYPE
I/O
NAME AND FUNCTION
Data Bus:
Bidirectional three-state data bus used to transfer commands, data and status between the DUART and
the CPU. D0 is the least significant bit.
Chip Enable:
Active low input signal. When low, data transfers between the CPU and the DUART are enabled on
D0–D7 as controlled by the WRN, RDN, and A0–A3 inputs. When CEN is high, the DUART places the D0–D7 lines in
the three-state condition.
Write Strobe:
When low and CEN is also low, the contents of the data bus is loaded into the addressed register. The
transfer occurs on the rising edge of the signal.
Read Strobe:
When low and CEN is also low, causes the contents of the addressed register to be presented on the
data bus. The read cycle begins on the falling edge of RDN.
Address Inputs:
Select the DUART internal registers and ports for read/write operations.
Reset:
A high level clears internal registers (SRA, SRB, IMR, ISR, OPR, OPCR), puts OP0–OP7 in the high state,
stops the counter/timer, and puts channels A and B in the inactive state, with the TxDA and TxDB outputs in the mark
(high) state. Clears Test modes, sets MR pointer to MR1.
Interrupt Request:
Active-low, open-drain output which signals the CPU that one or more of the eight maskable
interrupting conditions are true.
Crystal 1:
Crystal connection or an external clock input. A crystal of a clock the appropriate frequency (nominally
3.6864 MHz) must be supplied at all times. For crystal connections see Figure 7, Clock Timing.
Crystal 2:
Crystal connection. See Figure 7. If a crystal is not used it is best to keep this pin not connected although it
is permissible to ground it.
Channel A Receiver Serial Data Input:
The least significant bit is received first. ‘Mark’ is high, ‘space’ is low.
Channel B Receiver Serial Data Input:
The least significant bit is received first. ‘Mark’ is high, ‘space’ is low.
Channel A Transmitter Serial Data Output:
The least significant bit is transmitted first. This output is held in the ‘mark’
condition when the transmitter is disabled, idle, or when operating in local loopback mode. ‘Mark’ is high, ‘space’ is low.
Channel B Transmitter Serial Data Output:
The least significant bit is transmitted first. This output is held in the
‘mark’ condition when the transmitter is disabled, idle, or when operating in local loopback mode. ‘Mark’ is high,
‘space’ is low.
Output 0:
General purpose output, or channel A request to send (RTSAN, active-low). Can be deactivated
automatically on receive or transmit.
Output 1:
General purpose output, or channel B request to send (RTSBN, active-low). Can be deactivated
automatically on receive or transmit.
Output 2:
General purpose output, or channel A transmitter 1X or 16X clock output, or channel A receiver 1X clock output.
Output 3:
General purpose output, or open-drain, active-low counter/timer output, or channel B transmitter 1X clock
output, or channel B receiver 1X clock output.
Output 4:
General purpose output, or channel A open-drain, active-low, RxRDYA/FFULLA output.
Output 5:
General purpose output, or channel B open-drain, active-low, RxRDYB/FFULLB output.
Output 6:
General purpose output, or channel A open-drain, active-low, TxRDYA output.
Output 7:
General purpose output, or channel B open-drain, active-low TxRDYB output.
Input 0:
General purpose input, or channel A clear to send active-low input (CTSAN). Pin has an internal V
CC
pull-up
device supplying 1 to 4 A of current.
Input 1:
General purpose input, or channel B clear to send active-low input (CTSBN). Pin has an internal V
CC
pull-up
device supplying 1 to 4 A of current.
Input 2:
General purpose input, or counter/timer external clock input. Pin has an internal V
CC
pull-up device supplying
1 to 4 A of current.
Input 3:
General purpose input, or channel A transmitter external clock input (TxCA). When the external clock is used
by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal V
CC
pull-up
device supplying 1 to 4 A of current.
Input 4:
General purpose input, or channel A receiver external clock input (RxCA). When the external clock is used by
the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal V
CC
pull-up device
supplying 1 to 4 A of current.
Input 5:
General purpose input, or channel B transmitter external clock input (TxCB). When the external clock is used
by the transmitter, the transmitted data is clocked on the falling edge of the clock. Pin has an internal V
CC
pull-up
device supplying 1 to 4 A of current.
Input 6:
General purpose input, or channel B receiver external clock input (RxCB). When the external clock is used by
the receiver, the received data is sampled on the rising edge of the clock. Pin has an internal V
CC
pull-up device
supplying 1 to 4 A of current.
Power Supply:
+5V supply input.
Ground
CEN
I
WRN
I
RDN
I
A0–A3
RESET
I
I
INTRN
O
X1/CLK
I
X2
I
RxDA
RxDB
TxDA
I
I
O
TxDB
O
OP0
O
OP1
O
OP2
OP3
O
O
OP4
OP5
OP6
OP7
IP0
O
O
O
O
I
IP1
I
IP2
I
IP3
I
IP4
I
IP5
I
IP6
I
V
CC
GND
I
I
相關(guān)PDF資料
PDF描述
SCN2681T Dual asynchronous receiver/transmitter DUART
SCN2681TC1A44 Dual asynchronous receiver/transmitter DUART
SCN68562C2A52 Communications Controller
SCN68681C1N40 Dual asynchronous receiver/transmitter DUART
SCN68681E1A44 Dual asynchronous receiver/transmitter DUART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SCN2681TC1N40A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
SCN2C60 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sensitive Gate Silicon Controlled Rectifiers
SCN-2K0 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:2000W Single Output With Parallel Function
SCN-2K0-05 制造商:Mean Well 功能描述:
SCN-2K0-12 制造商:Mean Well 功能描述: