- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376339 > SCAN921224SLC (NATIONAL SEMICONDUCTOR CORP) 20-66 MHz 10 Bit Bus LVDS Serializer and Deserializer PDF資料下載
參數(shù)資料
| 型號： | SCAN921224SLC |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 其它接口 |
| 英文描述： | 20-66 MHz 10 Bit Bus LVDS Serializer and Deserializer |
| 中文描述： | SPECIALTY INTERFACE CIRCUIT, PBGA49 |
| 封裝： | BGA-49 |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 508K |
| 代理商： | SCAN921224SLC |
Deserializer Pin Description
(Continued)
Pin Name
I/O
O
Ball Id.
E1
Description
LOCK
LOCK goes low when the Deserializer PLL locks onto the
embedded clock edge. CMOS level output. Totem pole output
structure, does not directly support wired OR connections.
Recovered Clock. Parallel data rate clock recovered from
embedded clock. Used to strobe ROUT, CMOS level output.
Output Enable. TTL level input. When driven low, TRI-STATEs
ROUT0–ROUT9 and RCLK.
Digital Circuit power supply.
RCLK
O
E2
REN
I
D1
DVCC
I
A7, B7, C5,
C6, D5
A1, A6, B5,
D7, E4, E7,
G3
B1, C2, F1,
F2, G1
A4, B2, F3,
F4, G2
A3
DGND
I
Digital Circuit ground.
AVCC
I
Analog power supply (PLL and Analog Circuits).
AGND
I
Analog ground (PLL and Analog Circuits).
REFCLK
I
Use this pin to supply a REFCLK signal for the internal PLL
frequency.
Test Data Input to support IEEE 1149.1
Test Data Output to support IEEE 1149.1
Test Mode Select Input to support IEEE 1149.1
Test Clock Input to support IEEE 1149.1
Test Reset Input to support IEEE 1149.1
Leave open circuit, do not connect
TDI
TDO
TMS
TCK
TRST
N/C
I
F6
G6
G7
E5
E6
O
I
I
I
N/A
A2, C3, D4,
E3
Deserializer Truth Table
INPUTS
OUTPUTS
LOCK
PWRDN
H (4)
H
L
H
REN
H
H
X
L
ROUT [0:9]
Z
Active
Z
Z
RCLK
Z
Active
Z
Z
H
L
Z
Active
1) LOCK Active indicates the LOCK output will reflect the state of the Deserializer with regard to the selected data stream.
2) RCLK Active indicates the RCLK will be running if the Deserializer is locked. The Timing of RCLK with respect to ROUT is determined by RCLK_R/F.
3) ROUT and RCLK are TRI-STATED when LOCK is asserted High.
4) During Power-up.
S
www.national.com
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCAN921025H | High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921025HSM | High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921226H | High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921226HSM | High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921025 | 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCAN921224SLC/NOPB | 功能描述:LVDS 接口集成電路 10-Bit Deserializer RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| SCAN921224SLCX/NOPB | 制造商:Texas Instruments 功能描述:LVDS Deserializer 49-Pin FBGA T/R |
| SCAN921226 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921226H | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Temperature 20-80 MHz 10 Bit Bus LVDS SerDes with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921226HSM | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。