- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376339 > SCAN921025SLC (NATIONAL SEMICONDUCTOR CORP) 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST PDF資料下載
參數(shù)資料
| 型號： | SCAN921025SLC |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| 中文描述： | LINE DRIVER, PBGA49 |
| 封裝： | FBGA-49 |
| 文件頁數(shù)： | 19/21頁 |
| 文件大小： | 474K |
| 代理商： | SCAN921025SLC |
Serializer Pin Description
Pin Name
I/O
I
Ball Id.
A3, B1, C1,
D1, D2, D3,
E1, E2, F2,
F4
G3
Description
DIN
Data Input. LVTTL levels inputs. Data on these pins are loaded
into a 10-bit input register.
TCLKR/F
I
Transmit Clock Rising/Falling strobe select. LVTTL level input.
Selects TCLK active edge for strobing of DIN data. High selects
rising edge. Low selects falling edge.
+ Serial Data Output. Non-inverting Bus LVDS differential output.
Serial Data Output. Inverting Bus LVDS differential output.
Serial Data Output Enable. LVTTL level input. A low puts the Bus
LVDS outputs in TRI-STATE.
Powerdown. LVTTL level input. PWRDN driven low shuts down
the PLL and TRI-STATEs outputs putting the device into a low
power sleep mode.
Transmit Clock. LVTTL level input. Input for 30MHz – 80MHz
system clock.
Assertion of SYNC (high) for at least 1024 synchronization
symbols to be transmitted on the Bus LVDS serial output.
Synchronization symbols continue to be sent if SYNC continues to
be asserted. TTL level input. The two SYNC pins are ORed.
Digital Circuit power supply.
Digital Circuit ground.
DO+
DO
DEN
O
O
I
D7
D5
D6
PWRDN
I
C7
TCLK
I
E4
SYNC
I
A4, B3
DVCC
DGND
I
I
C3, C4, E5
A1, C2, F5,
E6, G4
A5, A6, B4,
B7, G5
B5, B6, C6,
E7, F7
F1
AVCC
I
Analog power supply (PLL and Analog Circuits).
AGND
I
Analog ground (PLL and Analog Circuits).
TDI
I
Test Data Input to support IEEE 1149.1. There is an internal
pullup resistor that defaults this input to high per IEEE 1149.1.
Test Data Output to support IEEE 1149.1
Test Mode Select Input to support IEEE 1149.1. There is an
internal pullup resistor that defaults this input to high per IEEE
1149.1.
Test Clock Input to support IEEE 1149.1
Test Reset Input to support IEEE 1149.1. There is an internal
pullup resistor that defaults this input to high per IEEE 1149.1.
Leave open circuit, do not connect
TDO
TMS
O
I
G1
E3
TCK
TRST
I
I
F3
G2
N/C
N/A
A2, A7, B2,
C5, D4, F6,
G6, G7
S
www.national.com
19
相關PDF資料 |
PDF描述 |
|---|---|
| SCAN921226SLC | 30-80 MHz 10 Bit Bus LVDS Serializer and Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921260 | X6 1:10 Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921260UJB | X6 1:10 Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921260UJBX | X6 1:10 Deserializer with IEEE 1149.1 (JTAG) and at-speed BIST |
| SCAN921821 | Dual 18-Bit Serializer with Pre-emphasis, IEEE 1149.1(JTAG), and At-Speed BIST |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SCAN921025SLC/NOPB | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| SCAN9212224SLC/NOPB | 制造商:Texas Instruments 功能描述: |
| SCAN921224 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:20-66 MHz 10 Bit Bus LVDS Serializer and Deserializer |
| SCAN9212245LC | 制造商:Texas Instruments 功能描述: |
| SCAN921224SLC | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。