- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC26C94 (NXP Semiconductors N.V.) Quad universal asynchronous receiver/transmitter QUART PDF資料下載
參數(shù)資料
| 型號： | SC26C94 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Quad universal asynchronous receiver/transmitter QUART |
| 中文描述： | 四通用異步接收器/發(fā)送器夸脫 |
| 文件頁數(shù)： | 5/33頁 |
| 文件大?。?/td> | 211K |
| 代理商： | SC26C94 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Philips Semiconductors
Product specification
SC26C94
Quad universal asynchronous receiver/transmitter (QUART)
1995 May 1
5
Table 1.
QUART Registers
1
A5:0
000000
000001
000010
000011
000100
000101
000110
000111
001000
001001
001010
001011
001100
001101
001110
001111
010000
010001
010010
010011
010100
010101
010110
010111
011000
011001
011010
011011
011100
011101
011110
011111
100000
100001
100010
100011
100100
100101
100110
100111
101000
101001
101010
101011
101100
101101
101110
101111
READ (RDN = Low)
WRITE (WRN = Low)
Mode Register a (MR0a, MR1a, MR2a)
Status Register a (SRa)
Reserved
Receive Holding Register a (RxFIFOa)
Input Port Change Reg ab (IPCRab)
Interrupt Status Reg ab (ISRab)
Counter/Timer Upper ab (CTUab)
Counter/Timer Lower ab (CTLab)
Mode Register b (MR0b, MR1b, MR2b)
Status Register b (SRb)
Reserved
Receive Holding Register b (RxFIFOb)
Output Port Register ab (OPRab)
Input Port Register ab (IPRab)
Start Counter ab
Stop Counter ab
Mode Register c (MR0c, MR1c, MR2c)
Status Register c (SRc)
Reserved
Receive Holding Register c (RxFIFOc)
Input Port Change Reg cd (IPCRcd)
Interrupt Status Reg cd (ISRcd)
Counter/Timer Upper cd (CTUcd)
Counter/Timer Lower cd (CTLcd)
Mode Register d (MR0d, MR1d, MR2d)
Status Register d (SRd)
Reserved
Receive Holding Register d (RxFIFOd)
Output Port Register cd (OPRcd)
Input Port Register cd (IPRcd)
Start Counter cd
Stop Counter cd
Bidding Control Register a (BCRa)
Bidding Control Register b (BCRb)
Bidding Control Register c (BCRc)
Bidding Control Register d (BCRd)
Reserved
Reserved
Reserved
Reserved
Current Interrupt Register (CIR)
Global Interrupting Channel Reg (GICR)
Global Int Byte Count Reg (GIBCR)
Global Receive Holding Reg (GRxFIFO)
Interrupt Control Register (ICR)
Reserved
Reserved
Reserved
Reserved
Test Mode
Reserved
Mode Register a (MR0a, MR1a, MR2a)
Clock Select Register a (CSRa)
Command Register a (CRa)
Transmit Holding Register a (TxFIFOa)
Auxiliary Control Reg ab (ACRab)
Interrupt Mask Reg ab (IMRab)
Counter/Timer Upper Reg ab (CTURab)
Counter/Timer Lower Reg ab (CTLRab)
Mode Register b (MR0b, MR1b, MR2b)
Clock Select Register b (CSRb)
Command Register b (CRb)
Transmit Holding Register b (TxFIFOb)
Output Port Register ab (OPRab)
I/OPCRa (I/O Port Control Reg a)
I/OPCRb (I/O Port Control Reg b)
Reserved
Mode Register c (MR0c, MR1c, MR2c)
Clock Select Register c (CSRc)
Command Register c (CRc)
Transmit Holding Register c (TxFIFOc)
Auxiliary Control Reg cd (ACRcd)
Interrupt Mask Reg cd (IMRcd)
Counter/Timer Upper Reg cd (CTURcd)
Counter/Timer Lower Reg cd (CTLRcd)
Mode Register d (MR0d, MR1d, MR2d)
Clock Select Register d (CSRd)
Command Register d (CRd)
Transmit Holding Register d (TxFIFOd)
Output Port Register cd (OPRcd)
I/OPCRc (I/O Port Control Reg c)
I/OPCRd (I/O Port Control Reg d)
Reserved
Bidding Control Register a (BCRa)
Bidding Control Register b (BCRb)
Bidding Control Register c (BCRc)
Bidding Control Register d (BCRd)
Power Down
Power Up
Disable DACKN
Enable DACKN
Reserved
Interrupt Vector Register (IVR)
Update CIR
Global Transmit Holding Reg (GTxFIFO)
Interrupt Control Register (ICR)
BRG Rate. 00 = low; 01 = high
Set X1/CLK divide by two
2
Set X1/CLK Normal
2
Reserved
Test Mode
Reserved
110000–111000
111001
111010–111111
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC26C94A1A | Quad universal asynchronous receiver/transmitter QUART |
| SC26C94A1N | Quad universal asynchronous receiver/transmitter QUART |
| SC26C94C1A | Quad universal asynchronous receiver/transmitter QUART |
| SC26C94C1N | Quad universal asynchronous receiver/transmitter QUART |
| SC26L198 | Octal UART with TTL compatibility at 3.3V and 5V supply voltages |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC26C94A1A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26C94A1N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
| SC26C94C1 | 制造商:SIG 功能描述:26C94 |
| SC26C94C1A | 制造商:NXP Semiconductors 功能描述: |
| SC26C94C1N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad universal asynchronous receiver/transmitter QUART |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。