
AMD Geode SC1200/SC1201 Processor Data Book
385
Electrical Specifications
32579B
9.3.5
ACCESS.bus Interface
The following tables describe the timing for the ACCESS.bus signals.
Notes: 1) All ACCESS.bus timing is not 100% tested.
2) In this table tCLK = 1/24MHz = 41.7 ns.
Table 9-18. ACCESS.bus Input Timing Parameters
Symbol
Parameter
Min
Max
Unit
Comments
tBUFi
Bus free time between
Stop and Start condition
tSCLhigho
tCSTOsi
AB1C/AB2C setup time
8 * tCLK - tSCLri
Before Stop condition
tCSTRhi
AB1C/AB2C hold time
8 * tCLK - tSCLri
After Start condition
tCSTRsi
AB1C/AB2C setup time
8 * tCLK - tSCLri
Before Start condition
tDHCsi
Data high setup time
2 * tCLK
Before AB1C/AB2C rising edge
tDLCsi
Data low setup time
2 * tCLK
Before AB1C/AB2C rising edge
tSCLfi
AB1D/AB2D fall time
300
ns
tSCLri
AB1D/AB2D rise time
1
μs
tSCLlowi
AB1C/AB2C low time
16 * tCLK
After AB1C/AB2C falling edge
tSCLhighi
AB1C/AB2C high time
16 * tCLK
After AB1C/AB2C rising edge
tSDAfi
AB1D/AB2D fall time
300
ns
tSDAri
AB1D/AB2D rise time
1
μs
tSDAhi
AB1D/AB2D hold time
0
After AB1C/AB2C falling edge
tSDAsi
AB1D/AB2D setup time
2 * tCLK
Before AB1C/AB2C rising edge
Table 9-19. ACCESS.bus Output Timing Parameters
Symbol
Parameter
Min
Max
Unit
Comments
tSCLhigho
AB1C/AB2C high time
K * tCLK - 1 μs
After AB1C/AB2C rising edge,
Note 1
tSCLlowo
AB1C/AB2C low time
K * tCLK - 1 μs
After AB1C/AB2C falling edge
tBUFo
Bus free time between
Stop and Start condition
tSCLhigho
1
μs
Note 2
tCSTOso
AB1C/AB2C setup time
tSCLhigho
1
μs
tCSTRho
AB1C/AB2C hold time
tSCLhigho
1
μs
tCSTRso
AB1C/AB2C setup time
tSCLhigho
1
μs
Before Start condition,
Note 2tDHCso
Data high setup time
tSCLhigho - tSDAro
1
μs
Before AB1C/AB2C rising
tDLCso
Data low setup time
tSCLhigho - tSDAfo
1
μs
Before AB1C/AB2C rising
tSCLfo
AB1D/AB2D signal fall
time
300
ns
tSCLro
AB1D/AB2D signal rise
time
1
μs