
XC878CLM
Electrical Parameters
Data Sheet
132
V1.1, 2009-08
4.3.8
SSC Master Mode Timing
Table 54 provides the characteristics of the SSC timing in the XC878.
Figure 55
SSC Master Mode Timing
Table 54
SSC Master Mode Timing (Operating Conditions apply; CL = 50 pF)
Parameter
Symbol
Limit Values
Unit Test Conditions
min.
max.
SCLK clock period
t
0
CC
2*TSSC
–ns
1)2)
1) TSSCmin =TCPU =1/fCPU. When fCPU = 24 MHz, t0 = 83.3ns. TCPU is the CPU clock period.
2) 1Not all parameters are 100% tested, but are verified by design/characterization and test correlation.
MTSR delay from SCLK
t
1
CC
0
5
ns
MRST setup to SCLK
t
2
SR
13
–
ns
MRST hold from SCLK
t
3
SR
0
–
ns
SSC_Tmg1
SCLK1)
MTSR1)
t
1
t
1
MRST1)
t
3
Data
valid
t
2
t
1
1) This timing is based on the following setup: CON.PH = CON.PO = 0.
t
0