- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374692 > SAF-C517A-4R24M (SIEMENS A G) 8-Bit CMOS Microcontroller PDF資料下載
參數(shù)資料
| 型號： | SAF-C517A-4R24M |
| 廠商： | SIEMENS A G |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-Bit CMOS Microcontroller |
| 中文描述： | 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100 |
| 文件頁數(shù)： | 33/67頁 |
| 文件大?。?/td> | 479K |
| 代理商： | SAF-C517A-4R24M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
Semiconductor Group
33
1997-10-01
C517A
Compare Modes
The compare function of a timer/register combination operates as follows: the 16-bit value stored in
a compare or compare/capture register is compared with the contents of the timer register; if the
count value in the timer register matches the stored value, an appropriate output signal is generated
at a corresponding port pin and an interrupt can be generated.
Compare Mode 0
In compare mode 0, upon matching the timer and compare register contents, the output signal
changes from low to high. It goes back to a low level on timer overflow. As long as compare mode
0 is enabled, the appropriate output pin is controlled by the timer circuit only and writing to the port
will have no effect.
Figure 13
shows a functional diagram of a port circuit when used in compare
mode 0. The port latch is directly controlled by the timer overflow and compare match signals. The
input line from the internal bus and the write-to-latch line of the port latch are disconnected when
compare mode 0 is enabled.
Figure 13
Port Latch in Compare Mode 0
Compare Mode 1
If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the
new value will not appear at the output pin until the next compare match occurs. Thus, it can be
choosen whether the output signal has to make a new transition (1-to-0 or 0-to-1, depending on the
actual pin-level) or should keep its old value at the time when the timer value matches the stored
compare value.
In compare mode 1 (see
figure 14
) the port circuit consists of two separate latches. One latch
(which acts as a “shadow latch”) can be written under software control, but its value will only be
transferred to the port latch (and thus to the port pin) when a compare match occurs.
MCS02661
Latch
Port
Q
Q
CLK
R
D
Port
Pin
Read Pin
CC
V
Read Latch
Port Circuit
Internal
Bus
Write to
Latch
Compare Reg.
Compare Register
Circuit
Comparator
Timer Register
Timer Circuit
Compare
Match
S
Overflow
Timer
16 Bit
Bit
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAB-C517A | 8-bit CMOS MICROCONTROLLER |
| SAF-C517A-LN | 8-bit CMOS MICROCONTROLLER |
| SAH-C517A | 8-bit CMOS MICROCONTROLLER |
| SAF-C517A | 8-bit CMOS MICROCONTROLLER |
| SAF-C517A-L | 8 BIT CMOS MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAF-C517A-4RM | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C517A-L | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8 BIT CMOS MICROCONTROLLER |
| SAF-C517A-LM | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| SAF-C517A-LN | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-bit CMOS MICROCONTROLLER |
| SAFC517ALNTR | 制造商:Infineon Technologies AG 功能描述:MCU 8-bit C500 8051 CISC ROMLess 5V 84-Pin PLCC T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。