參數(shù)資料
型號(hào)： SAB-C505-2RM
廠商： SIEMENS A G
元件分類： 微控制器/微處理器
英文描述： 8-Bit CMOS Microcontroller
中文描述： 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP44
封裝： PLASTIC, MQFP-44
文件頁(yè)數(shù)： 38/85頁(yè)
文件大?。?/td> 335K
代理商： SAB-C505-2RM
Semiconductor Group
38
1997-12-01
C505 / C505C
C505A / C505CA
The
TX/RX
Shift Register
holds the destuffed bit stream from the bus line to allow the parallel
access to the whole data or remote frame for the acceptance match test and the parallel transfer of
the frame to and from the Intelligent Memory.
The
Bit Stream Processor (BSP)
is a sequencer controlling the sequential data stream between
the TX/RX Shift Register, the CRC Register, and the bus line. The BSP also controls the EML and
the parallel data stream between the TX/RX Shift Register and the Intelligent Memory such that the
processes of reception, arbitration, transmission, and error signalling are performed according to
the CAN protocol. Note that the automatic retransmission of messages which have been corrupted
by noise or other external error conditions on the bus line is handled by the BSP.
The
Cyclic Redundancy Check Register (CRC)
generates the Cyclic Redundancy Check code to
be transmitted after the data bytes and checks the CRC code of incoming messages. This is done
by dividing the data stream by the code generator polynomial.
The
Error Management Logic (EML)
is responsible for the fault confinement of the CAN device. Its
counters, the Receive Error Counter and the Transmit Error Counter, are incremented and
decremented by commands from the Bit Stream Processor. According to the values of the error
counters, the CAN controller is set into the states error active error passiveand busoff.
The
Bit Timing Logic (BTL)
monitors the busline input RXDC and handles the busline related bit
timing according to the CAN protocol. The BTL synchronizes on a recessiveto dominantbusline
transition at Start of Frame(hard synchronization) and on any further recessiveto dominantbusline
transition, if the CAN controller itself does not transmit a dominantbit (resynchronization). The BTL
also provides programmable time segments to compensate for the propagation delay time and for
phase shifts and to define the position of the Sample Point in the bit time. The programming of the
BTL depends on the baudrate and on external physical delay times.
The
Intelligent Memory
(CAM/RAM array) provides storage for up to 15 message objects of
maximum 8 data bytes length. Each of these objects has a unique identifier and its own set of
control and status bits. After the initial configuration, the Intelligent Memory can handle the
reception and transmission of data without further microcontroller actions.
相關(guān)PDF資料
PDF描述
SAB-C513AO 8-bit CMOS Microcontroller
SAF-C513AO 8-bit CMOS Microcontroller
SAB-C515-1R24M 8-Bit CMOS Microcontroller
SAF-C515-L24N 8-Bit CMOS Microcontroller
SAF-C515-1R24M 8-Bit CMOS Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAB-C505A-4EM 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
SAB-C505A-4EM-BA 制造商:Rochester Electronics LLC 功能描述:- Bulk
SAB-C505C-2RM 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
SAB-C505CA-4EM 制造商:Infineon Technologies 功能描述:Bulk
SAB-C505CA-4EM CA 功能描述:8位微控制器 -MCU 8 BIT OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*