- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7371 (NXP Semiconductors N.V.) Digital servo processor and Compact Disc decoder CD7 PDF資料下載
參數(shù)資料
| 型號： | SAA7371 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital servo processor and Compact Disc decoder CD7 |
| 中文描述： | 數(shù)字伺服處理器和CD7抗原光盤解碼器 |
| 文件頁數(shù)： | 18/60頁 |
| 文件大?。?/td> | 247K |
| 代理商： | SAA7371 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
1998 Jul 06
18
Philips Semiconductors
Product specification
Digital servo processor and
Compact Disc decoder (CD7)
SAA7371
7.9
EBU interface
The bi-phase mark digital output signal at pin DOBM is in
accordance with the format defined by the IEC958
specification. Three different modes can be selected via
register A;
DOBM pin held LOW.
Data taken before concealment, mute and fade (must
always be used for CD ROM modes).
Data taken after concealment, mute and fade.
7.9.1
F
ORMAT
The digital audio output consists of 32-bit words
(‘subframes’) transmitted in bi-phase mark code (two
transitions for a logic 1 and one transition for a logic 0).
Words are transmitted in blocks of 384.Table 5 gives the
formats.
Table 5
Format
Table 6
Description of Table 5
FUNCTION
BITS
DESCRIPTION
Sync
Auxiliary
Error flags
Audio sample
Validity flag
User data
Channel status
Parity bit
0 to 3
4 to 7
4
8 to 27
28
29
30
31
not used; normally zero
CFLG error and interpolation flags when selected by register A
first 4 bits not used (always zero). 2’s compliment. LSB = bit 12, MSB = bit 27
valid = logic 0
used for subcode data (Q-to-W)
control bits and category code
even parity for bits 4 to 30
FUNCTION
DESCRIPTION
Sync
The sync word is formed by violation of the bi-phase rule and therefore does not contain any data.
Its length is equivalent to 4 data bits. The 3 different sync patterns indicate the following situations:
sync B: start of a block (384 words), word contains left sample; sync M: word contains left sample
(no block start) and sync W: word contains right sample.
Left and right samples are transmitted alternately.
Audio samples are flagged (bit 28 = 1) if an error has been detected but was uncorrectable.
This flag remains the same even if data is taken after concealment.
Subcode bits Q-to-W from the subcode section are transmitted via the user data bit.
This data is asynchronous with the block rate.
The channel status bit is the same for left and right words. Therefore a block of 384 words contains
192 channel status bits. The category code is always CD. The bit assignment is given in Table 7.
Audio sample
Validity flag
User data
Channel status
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7371GP | Digital servo processor and Compact Disc decoder CD7 |
| SAA7372 | Digital servo processor and Compact Disc decoder CD7 |
| SAA7373 | Digital servo processor and Compact Disc decoder CD7 |
| SAA7373GP | Digital servo processor and Compact Disc decoder CD7 |
| SAA7374 | Low voltage digital servo processor and Compact Disc decoder CD7LV |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7371GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder CD7 |
| SAA7372 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder CD7 |
| SAA7373 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder CD7 |
| SAA7373GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital servo processor and Compact Disc decoder CD7 |
| SAA7374 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage digital servo processor and Compact Disc decoder CD7LV |
發(fā)布緊急采購，3分鐘左右您將得到回復。