- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7345GP (NXP SEMICONDUCTORS) Bitstream conversion ADC for digital audio systems PDF資料下載
參數(shù)資料
| 型號： | SAA7345GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Bitstream conversion ADC for digital audio systems |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | 14 X 14 MM, 2.20 HEIGHT, PLASTIC, SOT-205-1, QFP-44 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大?。?/td> | 92K |
| 代理商： | SAA7345GP |
May 1994
5
Philips Semiconductors
Preliminary specification
Bitstream conversion ADC for
digital audio systems
SAA7366
FUNCTIONAL DESCRIPTION
General
The SAA7366 is a bitstream conversion CMOS ADC for
digital audio systems. The conversion is achieved using a
third order Sigma-Delta modulator (SDM), operating at
128 times the output sample frequency (f
s
). The high
oversampling ratio greatly simplifies the design of the
analog input anti-alias filter. In most cases the internal
buffer operational amplifier, configured as a low-pass filter
will suffice. The 1-bit code from the Sigma-Delta modulator
is filtered and down-sampled (decimated) to 1f
s
in two
stages of filtering. An optional high-pass filter is provided
to remove DC, if required. The device has been designed
with ease of use, low board area and low application costs
in mind.
Clock frequency
The external clock, input on pin CKIN, operates at
256 times f
s
, which can range from 18 kHz to 53 kHz.
Input buffer
Two input buffers are provided, one for each channel, for
signal amplitude matching, signal buffering and anti-alias
filter purposes. These are configured for inverting use.
Access is provided by pins BIL, BIR (inverting inputs) and
BOL, BOR (outputs) for left and right channels
Fig.2 Pin configuration.
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
MGA912
SFOR
STD
OVLD
CKIN
VDDD
VSSD
SDO
SWS
SCK
TEST1
HPEN
TEST2
SLAVE
VDDA
VREFL
BIL
BOL
VDACP
VDACN
BOR
BIR
VREFR
IREF
VSSA
SAA7366
respectively. By the choice of feedback component values,
the application signal amplitude can be matched to the
requirements of the ADC. Typically the operational
amplifiers are configured as low-pass filters with a gain
of 1 and a pole at approximately 5f
s
.
Remark:
The complete ADC is non-inverting. Hence a
positive DC input (referenced to V
ref
) will yield a positive
digital output.
Input level
The overall system gain is proportional V
DDA
, or more
accurately {V(V
DACP
)
V(V
DACN
)}. For convenience the
ADC input signal amplitude is defined as that amplitude
seen on BOL or BOR, the operational amplifier outputs
(i.e. the input to the Sigma-Delta modulator). Also, the
0 dB input level is defined as that which provides a
1 dB
(actually
1.08 dB) digital output, relative to full-scale
swing. This offset provides headroom to accommodate
small random DC offsets without causing the digital output
to clip.
Hence:
The user of the IC should ensure, that when all sources of
signal amplitude variation are taken into account, the
maximum input signal should conform to the 0 dB level. If
not, clipping may occur. In the event that the maximum
signal level cannot be pre-determined, e.g. a live
microphone input, the average signal level should be set
at
10 to
20 dB down. The exact value will depend on the
application and the balance between head room and
operating signal-to-noise ratio.
Behaviour during overload
As defined earlier the maximum input level for normal
operation is 0 dB. If the input level exceeds this value
clipping may occur. Infringements are limited to the
maximum permitted positive or negative values, 2
17
1 or
2
17
respectively. If the high-pass filter has been enabled
the clipped output samples may have non-maximum
values due to the removal of the DC content. Input signals
in the range of 0 to 1 dB may or may not be clipped
depending on the values of DC dither and small random
offsets in the analog circuitry.
When using the recommended application circuitry,
clipping will initially be observed on negative peaks due to
the use of negative DC dither.
The maximum level of overload that can be safely
tolerated is application circuit dependent. In the case of the
V
I
0 dB
(
)
V V
----------------------------------------------------------------
)
V V
)
–
5
V (RMS)
=
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7366T | Bitstream conversion ADC for digital audio systems |
| SAA7346 | Shock absorbing RAM addresser |
| SAA7346H | Shock absorbing RAM addresser |
| SAA7348GP | All Compact Disc Engine ACE |
| SAA7350 | 20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7346 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Shock absorbing RAM addresser |
| SAA7346H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Shock absorbing RAM addresser |
| SAA7348GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:All Compact Disc Engine ACE |
| SAA7350 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-BIT INPUT BITSTREAM CONVERSION DAC FOR DIGITAL AUDIO SYSTEMS |
| SAA7356HL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1394 SBP-2 link layer controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。