- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374675 > SA25F020LEM8 (Electronic Theatre Controls, Inc.) RES 69.8 OHM 1/10W .5% 0805 SMD PDF資料下載
參數(shù)資料
| 型號(hào)： | SA25F020LEM8 |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | RES 69.8 OHM 1/10W .5% 0805 SMD |
| 中文描述： | 2MB的串行閃存與25MHz的SPI總線(xiàn)接口 |
| 文件頁(yè)數(shù)： | 29/37頁(yè) |
| 文件大小： | 560K |
| 代理商： | SA25F020LEM8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)
SA25F020 Advanced Information
SAIFUN
29
Bulk Erase (BE)
The BE instruction sets all bits in the
memory array to 1. Before it can be
executed, two separate instructions must
be carried out. The device must first be
write enabled via the WREN instruction,
and then a BE sequence, which consists of
four bytes plus data, may be executed. The
address of the memory locations to be
written must be outside the protected
address field location selected by the Block
Write Protection level. During an internal
BE cycle, all commands are ignored except
the RDSR instruction.
A BE instruction requires the following
sequence:
1. After the CSb line is pulled low to
select the device, the BE opcode is
transmitted via the SI line.
2. Erasing begins after the CSb pin is
brought
high.
low-to-high transition must occur
during
the
SCK
immediately after the clock in the
last opcode bit.
The
CSb
pin's
low
time,
As soon as CSb is driven high, the
self-timed BE cycle (whose duration is
defined as T
BE
) is initiated. While the BE
cycle is in progress, the status register may
be read to check the value of the /RDY bit.
The /RDY bit is 1 during the self-timed BE
cycle, and 0 when it is completed. The
WEN bit is reset at some unspecified time
before the cycle is completed. The
instruction sequence is shown in Figure 19.
The SA25F020 is automatically returned to
the Write Disable state at the completion of
a BE cycle.
NOTES:
1. If the device is not write enabled,
the
device
ignores
instruction and returns to the
standby state when CSb is brought
high. A new CSb falling edge is
required to re-initiate the serial
communication.
2. A BE instruction can be applied
only if both Block Protect (BP1,
BP0) bits (as described in Table 8,
page 18, and Table 9, page 21)
are 0.
the
BE
3
2
7
6
5
4
0
Instruction
SCK
SI
1
CS
Figure 19. Bulk Erase (BE) Instruction Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SA25F020LEM8F | 4 Mbit Uniform Sector, Serial Flash Memory |
| SA25F020LEMLF | 4 Mbit Uniform Sector, Serial Flash Memory |
| SA25F020LEMLFF | 4 Mbit Uniform Sector, Serial Flash Memory |
| SA25F020LEN | RES 82.5 OHM 1/10W .5% 0805 SMD |
| SA25F020LEMLFFX | 4 Mbit Uniform Sector, Serial Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SA25F020LEM8F | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:2Mb Serial Flash with 25MHz SPI Bus Interface |
| SA25F020LEM8FX | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:2Mb Serial Flash with 25MHz SPI Bus Interface |
| SA25F020LEMLF | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:2Mb Serial Flash with 25MHz SPI Bus Interface |
| SA25F020LEMLFF | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:2Mb Serial Flash with 25MHz SPI Bus Interface |
| SA25F020LEMLFFX | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:2Mb Serial Flash with 25MHz SPI Bus Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。