• <dl id="cc1k5"><strike id="cc1k5"><big id="cc1k5"></big></strike></dl>
    參數(shù)資料
    型號(hào): S80C31-20D
    廠商: ATMEL CORP
    元件分類: 微控制器/微處理器
    英文描述: 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
    封裝: PLASTIC, LCC-44
    文件頁數(shù): 51/109頁
    文件大小: 10824K
    代理商: S80C31-20D
    31
    AT32UC3A
    status register. Upon entry into Debug mode, hardware sets the SR[D] bit and jumps to the
    Debug Exception handler. By default, debug mode executes in the exception context, but with
    dedicated Return Address Register and Return Status Register. These dedicated registers
    remove the need for storing this data to the system stack, thereby improving debuggability. The
    mode bits in the status register can freely be manipulated in Debug mode, to observe registers
    in all contexts, while retaining full privileges.
    Debug mode is exited by executing the retd instruction. This returns to the previous context.
    9.4.5
    Entry points for events
    Several different event handler entry points exists. In AVR32 UC, the reset address is
    0x8000_0000. This places the reset address in the boot flash memory area.
    TLB miss exceptions and scall have a dedicated space relative to EVBA where their event han-
    dler can be placed. This speeds up execution by removing the need for a jump instruction placed
    at the program address jumped to by the event hardware. All other exceptions have a dedicated
    event routine entry point located relative to EVBA. The handler routine address identifies the
    exception source directly.
    AVR32UC uses the ITLB and DTLB protection exceptions to signal a MPU protection violation.
    ITLB and DTLB miss exceptions are used to signal that an access address did not map to any of
    the entries in the MPU. TLB multiple hit exception indicates that an access address did map to
    multiple TLB entries, signalling an error.
    All external interrupt requests have entry points located at an offset relative to EVBA. This
    autovector offset is specified by an external Interrupt Controller. The programmer must make
    sure that none of the autovector offsets interfere with the placement of other code. The autovec-
    tor offset has 14 address bits, giving an offset of maximum 16384 bytes.
    Special considerations should be made when loading EVBA with a pointer. Due to security con-
    siderations, the event handlers should be located in non-writeable flash memory, or optionally in
    a privileged memory protection region if an MPU is present.
    If several events occur on the same instruction, they are handled in a prioritized way. The priority
    ordering is presented in Table 9-4. If events occur on several instructions at different locations in
    the pipeline, the events on the oldest instruction are always handled before any events on any
    younger instruction, even if the younger instruction has events of higher priority than the oldest
    instruction. An instruction B is younger than an instruction A if it was sent down the pipeline later
    than A.
    The addresses and priority of simultaneous events are shown in Table 9-4. Some of the excep-
    tions are unused in AVR32 UC since it has no MMU, coprocessor interface or floating-point unit.
    32058K
    AVR32-01/12
    相關(guān)PDF資料
    PDF描述
    S80C154-20R 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44
    S83C154CXXX-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
    S80C52TXXX-12 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQCC44
    SC80C32EXXX-30SB 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
    S80C32-25SHXXX:RD 8-BIT, 25 MHz, MICROCONTROLLER, PQCC44
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    S80C31-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
    S80C31-30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
    S80C31-36 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
    S80C31-40 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
    S80C31BH-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller