- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368612 > S5N8944B (SAMSUNG SEMICONDUCTOR CO. LTD.) G.Lite ADSL Transceiver for CO and CPE PDF資料下載
參數(shù)資料
| 型號(hào)： | S5N8944B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | G.Lite ADSL Transceiver for CO and CPE |
| 中文描述： | G. Lite的寬帶收發(fā)器對(duì)CO和CPE |
| 文件頁數(shù)： | 15/21頁 |
| 文件大?。?/td> | 183K |
| 代理商： | S5N8944B |
15
S5N8944B
G.Lite ADSL Transceiver for CO and CPE
Preliminary Information (Rev.2.1 )
CONFIDENTIAL
HS_ADDR[9:0]
HS_DATA[15:0]
HS_CS_N
HS_RD_N
HS_READY
Parameter
t
1
t
2
t
3
t
4
t
5
t
6
Description
Min
0
0
Max
Unit
ns
ns
ns
ns
ns
ns
HS_ADDR setup to HS_CS_N
↓
HS_CS_N
↓
before HS_RD_N
↓
HS_DATA valid from HS_RD_N
↓
HS_CS_N
↑
from HS_RD_N
↑
HS_READY
↓
from HS_RD_N
↓
HS_DATA hold after HS_RD_N
↑
170
0
0
20
5
Figure 9: Intel Read Cycle Timing Diagram
HS_ADDR[9:0]
HS_DATA[15:0]
HS_CS_N
HS_WR_N
HS_READY
Parameter
t
1
t
2
t
3
t
4
t
5
t
6
Description
Min
0
0
Max
Unit
ns
ns
ns
ns
ns
ns
HS_ADDR setup to HS_CS_N
↓
HS_CS_N
↓
before HS_WR_N
↓
HS_DATA valid from HS_WR_N
↓
HS_CS_N
↑
from HS_WR_N
↑
HS_READY
↓
from HS_WR_N
↓
HS_DATA hold after HS_WR_N
↑
50
0
0
5
20
Figure 10: Intel Write Cycle Timing Diagram
t
2
t
3
t
4
t
2
VALID
t
1
t
3
t
6
VALID
t
1
t
6
t
4
t
5
t
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5N8947 | MCU for ADSL/Cable Modem |
| S5N8947X | MCU for ADSL/Cable Modem |
| S5N8950 | G.dmt ADSL Transceiver for CO and CPE |
| S5N8951 | G.dmt ADSL Analog Front End IC |
| S5N8951X | G.dmt ADSL Analog Front End IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5N8947 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCU for ADSL/Cable Modem |
| S5N8947X | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:MCU for ADSL/Cable Modem |
| S5N8950 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:G.dmt ADSL Transceiver for CO and CPE |
| S5N8951 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:G.dmt ADSL Analog Front End IC |
| S5N8951X | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:G.dmt ADSL Analog Front End IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。