- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98070 > S3P72B9-QA 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | S3P72B9-QA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| 封裝： | 14 X 20 MM, QFP-128 |
| 文件頁數(shù)： | 3/37頁 |
| 文件大?。?/td> | 289K |
| 代理商： | S3P72B9-QA |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
S3C72B5/C72B7/C72B9/P72B9
PRODUCT OVERVIEW
1-11
Table 1-1. S3C72B5/C72B7/C72B9 Pin Descriptions (Continued)
Pin Name
Pin Type
Description
Number
Share Pin
INT0
I
External interrupts with rising/falling edge detection
28
P1.0
INT1
I
External interrupts with rising/falling edge detection
29
P1.1
INT2
I
External quasi-interrupts with rising/falling edge
detection
30
P1.2
INT4
I
External interrupts with rising/falling edge detection
31
P1.3
M
I/O
Alternated signal for SEG driver
32
P2.0
LCDFR
I/O
Synchronous frame signal for SEG driver
33
P2.1
CLO1
I/O
Clock output or operating clock for SEG driver
34
P2.2
CLO2
I/O
Clock output or operating clock for SEG driver
35
P2.3
CL
I/O
Data shift clock for SEG driver
36
P3.0
TCLO0
I/O
Timer/counter0 clock output
36
P3.0
TCLO1
I/O
Timer/counter1 clock output
37
P3.1
TCL0
I/O
External clock input for timer/counter 0
38
P3.2
TCL1
I/O
External clock input for timer/counter 1
39
P3.3
CIN0–CIN2
I/O
CIN0,1: comparator input only
CIN2: comparator input or external reference input
40, 41
42
P4.0–P4.1
P4.2
SEG0–SEG47
O
LCD segment data output
122–75
–
SEG48–
SEG79
O
LCD segment data output
74–43
Port13–6
SEG80–
SEG87
O
LCD segment data output
2,1,
128–123
COM15–8
COM0–COM7
O
LCD common data output
10–3
–
COM8–COM15
O
LCD common data output
123–128
1, 2
SEG87–80
VLC1–VLC5
–
LCD power supply. Voltage dividing resistors are
fixed.
15–11
–
VDD
–
Main power supply
20
–
VSS
–
Ground
21
–
Xin, Xout
–
Crystal, Ceramic, or RC oscillator signal I/O for main
system clock.
23, 22
–
XTin, XTout
–
Crystal oscillator signal I/O for subsystem clock.
25, 26
–
TEST
I
Test signal input (must be connected to VSS)
24
–
RESET
I
Reset signal
27
–
NOTE: Pull-up resistors for all I/O ports are automatically disabled if they are configured to output mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C72B5XX-QA | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP128 |
| S3P72G9XX-QX | 4-BIT, OTPROM, 4.19 MHz, MICROCONTROLLER, PQFP100 |
| S3P72N8-QW | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP80 |
| S3C72N5XX-QW | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP80 |
| S3P72P9-QX | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3P72C8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72C8 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
| S3P72E8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72E8/P72E8 is a SAM47 core-based 4-bit CMOS single-chip microcontroller. It has a timer/counter and LCD drivers. |
| S3P72E8DZZ-QX88 | 制造商:Samsung Semiconductor 功能描述: 制造商:Samsung Semiconductor 功能描述:S3P72E8DZZ-QX88 - Bulk |
| S3P72F5 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72F5 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
| S3P72G9 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:The S3C72G9 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core, SAM47 (Samsung Arrangeable M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。