參數(shù)資料
型號(hào): S3C9658XX-SH
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO16
封裝: SOP-16
文件頁(yè)數(shù): 118/206頁(yè)
文件大?。?/td> 869K
代理商: S3C9658XX-SH
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)當(dāng)前第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)
APPENDIX
S3C9654/C9658/P9658
19-22
6.
Sent_Stall.
6.1. Read/Clear flag. If MCU receive interrupt and get this value set then MCU should clear this flag
through writing "0" to this flag.
6.2. If the SIE sent stall to upstream then this flag will be set. There are two source which send stall to
upstream, The one is set Send_Stall flag by MCU and the other case is by SIE automatically when
the host do a protocol violation. The below is the example of protocol violation which the SIE send
stall automatically.
example)
A. If the host send IN or OUT token without SETUP transaction.
B. If the host send IN status transaction on IN control transfer.
C. If the host send OUT status transaction on OUT control transfer.
D. If the host send OUT status transaction on non-data transfer.
6.3. This can be a source of interrupt. When this flag do a transition from "0" to "1", the SIE will generate
a interrupt to MCU.
7.
In_Pkt_Rdy.
7.1. Read/Write flag. This value can be set by MCU but cleared by hardware after successful IN
transaction.
7.2. After loading the data to endpoint 0 FIFO the MCU should set this flag. The MCU can not write data
to endpoint 0 FIFO during this flag is set. Since set this flag means that data loading is finished.
And if the controller receive IN token then send these data to upstream. And if this value is "0" when
received IN token then the SIE will send NAK packet to upstream. If MCU set this flag without data
loading then the SIE will send zero-length data packet to upstream. If the MCU did not receive ACK
packet after sending loaded data then this value stay "1" and will retry in next IN transaction.
7.3. This can be a source of interrupt. When this flag do a transition from "1" to "0", the SIE will generate
a interrupt to MCU.
8.
Out_Pkt_Rdy.
8.1. Read only flag. This value can be set by SIE but cleared by MCU through setting Clr_Out_Pkt_Rdy
flag.
8.2. If the controller receive SETUP transaction in idle state and receive OUT transaction during data
stage of OUT control transfer then the SIE set this flag and generate interrupt to MCU. If the MCU
get this value set then should download the data to local buffer. The MCU can not write data to
endpoint 0 FIFO if this value is set. So if MCU want to write data to endpoint 0 FIFO then should
clear this flag before loading. If the controller receive IN or OUT transaction during this value set
then the SIE send NAK to upstream. But if the MCU receive SETUP transaction then the SIE set
Setup_End flag and set this flag and generate interrupt again.
8.3. This can be a source of interrupt. When this value do a transition from "0" to "1" the SIE generate
a interrupt to MCU.
相關(guān)PDF資料
PDF描述
S3C9658XX-SI 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO18
S3C9654XX-DI 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP18
S3P9658-SI 8-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO18
S3C9654XX-DH 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP16
S5933Q/7C PCI BUS CONTROLLER, PQFP160
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S3C9688 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:8-bit single-chip CMOS microcontrollers
S3CB 制造商:DIOTECH 制造商全稱(chēng):DIOTECH 功能描述:SURFACE MOUNT GENERAL RECTIFIER
S3CB018 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:The S3CB018/FB018 single-chip CMOS microcontroller
S3CB205 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:S3CB205/FB205
S3CB519 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:8-Bit CMOS Microcontroller