- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98070 > S3C8465XX-AQ 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP64 PDF資料下載
參數(shù)資料
| 型號： | S3C8465XX-AQ |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP64 |
| 封裝： | 0.750 INCH, SDIP-64 |
| 文件頁數(shù)： | 30/33頁 |
| 文件大?。?/td> | 228K |
| 代理商： | S3C8465XX-AQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁
PRODUCT OVERVIEW
S3C8465/C8469/P8469
1-6
Table 1-1. S3C8465/C8469 Pin Descriptions
Pin
Name
Pin
Type
Pin Description
Circuit
Number
Pin
Number
Share
Pins
P0.0–P0.7
I/O
Bit-programmable I/O port for Schmitt trigger
input or push-pull, open-drain, output. Pull-up
resistors are assignable by software.
Port 0 can also be configured as external
interface address line A8–A15
1
8–1
(1, 64–58)
–
A8–A15
P1.0–P1.7
I/O
Same general characteristics as port 0.
Port 1 can also be configured as external
interface address/data lines AD0–AD7
1
64–57
(57–50)
–
AD0–AD7
P2.0–P2.3
P2.4–P2.7
I/O
Bit-programmable I/O port for Schmitt trigger
input or push-pull output. P2.0–P2.3 can be
configured for external bus control signals.
P2.4–P2.7 are used for general I/O or for the
ZCD, BUZ, INT2 and INT3
2
3
38–35
(31–28)
34–31
(27–24)
–
AS, DS
DM, R/W
ZCD, BUZ
INT2, INT3
P3.0–P3.7
I/O
Bit-programmable I/O port for Schmitt trigger
input or push-pull output. Each port 3 pin has
an alternative function:
P3.0: PWM0 (PWM0 module output)
P3.1: PWM1 (PWM1 module ouptut)
P3.2: T0 (T0 capture input or PWM output)
P3.3: T0CK (timer 0 external clock input)
P3.4:
SCK (SIO module input)
P3.5: SI (SIO module clock I/O)
P3.6: SO (SIO module output)
P3.7: TxD: SO1
(The T0 function for P3.2 is selected using the
T0CON register.)
4
30–22
(23–15)
(See pin
description)
P4.0–P4.7
I/O
Bit-programmable I/O port for Schmitt trigger
input or push-pull output. Port 4 pins are used
external interrupts INT4–INT11 or for the
following share functions:
P4.1: RxD (UART module input)
P4.3: CAPA (capture input)
P4.4: TCCK (timer/counter C clock input)
P4.5: TDCK (timer/counter D clock input)
P4.6: TCG (timer C gate input)
P4.7: TDG (timer D gate input)
5
21, 15–9
(14–2)
(See pin
description)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S3C8478XX-QZ | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| S3C8627XX-AQ | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP42 |
| S3C8627XX-QZ | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP44 |
| S3C880AXX-AQ | MROM, 8 MHz, MICROCONTROLLER, PDIP42 |
| S3C9644XX-AQ | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S3C8469 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S3C8465/C8469 MICROCONTROLLER |
| S3C8475 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S3C8478/C8475 MICROCONTROLLER |
| S3C8478 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S3C8478/C8475 MICROCONTROLLER |
| S3C84A4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:S3C84A4X MICROCONTROLLER |
| S3C84BB | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8-BIT CMOS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。