- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385803 > S29NS512P0PBJW003 (SPANSION LLC) MirrorBit Flash Family PDF資料下載
參數(shù)資料
| 型號(hào)： | S29NS512P0PBJW003 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | 32M X 16 FLASH 1.8V PROM, 80 ns, PBGA64 |
| 封裝： | 8 X 9.20 MM, LEAD FREE, TFBGA-64 |
| 文件頁(yè)數(shù)： | 66/86頁(yè) |
| 文件大小： | 2234K |
| 代理商： | S29NS512P0PBJW003 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
66
S29NS-P MirrorBit
TM
Flash Family
S29NS-P_00_A1 February 20, 2007
D a t a
S h e e t
( A d v a n c e
I n f o r m a t i o n )
10.4
Test Conditions
Figure 10.3
Test Setup
10.5
Key to Switching Waveforms
10.6
Switching Waveforms
Figure 10.4
Input Waveforms and Measurement Levels
Note
V
CC
and V
CCQ
must be ramped simultaneously for proper power-up.
Table 10.2
Test Specifications
Test Condition
All Speed Options
Unit
Output Load Capacitance, C
L,
(including jig capacitance)
30
pF
Input Rise and Fall Times
1.0 – 1.50
ns
Input Pulse Levels
0.0 – V
CC
V
Input timing measurement reference levels
V
CC
/2
V
Output timing measurement reference levels
V
CCQ
/2
V
C
L
Device
Under
Test
Waveform
Inputs
Outputs
Steady
Changing from H to L
Changing from L to H
Don’t Care, Any Change Permitted
Changing, State Unknown
Does Not Apply
Center Line is High Impedance State (High Z)
Table 10.3
V
CC
Power-Up with No Ramp Rate Restriction
Parameter
Description
Test Setup
Time
Unit
t
VCS
V
CC
Setup Time
Min
30
μs
t
RH
Time between RESET# (high) and CE# (low)
Min
200
ns
V
CC
0.0 V
Output
Measurement Level
Input
V
CC
/2
V
CCQ
/2
All Inputs and Outputs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29NS512P0SBJW000 | MirrorBit Flash Family |
| S29NS512P0SBJW003 | MirrorBit Flash Family |
| S29NS512PABBJW000 | MirrorBit Flash Family |
| S29NS512PABBJW003 | MirrorBit Flash Family |
| S29NS-P | MirrorBit Flash Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29NS512P0SBJW000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS512P0SBJW003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS512PABBJW000 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS512PABBJW003 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29NS-J | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Burst Mode Flash Memories |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。