- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192297 > S29GL032M10TAIR33 (SPANSION LLC) Conductive Polymer Chip Capacitors / T530 Series - High Capacitance/Ultra-Low ESR; Capacitance [nom]: 680uF; Working Voltage (Vdc)[max]: 2.5V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 6.0mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-40; Termination: 100% Tin (Sn); Body Dimensions: 7.3mm x 4.3mm x 4mm; Temperature Range: -55C to +125C; Container: Tape & Reel; Qty per Container: 500; Features: High Capacitance; Ultra-Low ESR PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL032M10TAIR33 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | Conductive Polymer Chip Capacitors / T530 Series - High Capacitance/Ultra-Low ESR; Capacitance [nom]: 680uF; Working Voltage (Vdc)[max]: 2.5V; Capacitance Tolerance: +/-20%; Dielectric: Conductive Polymer; ESR: 6.0mΩ; Lead Style: Surface-Mount Chip; Lead Dimensions: 7343-40; Termination: 100% Tin (Sn); Body Dimensions: 7.3mm x 4.3mm x 4mm; Temperature Range: -55C to +125C; Container: Tape & Reel; Qty per Container: 500; Features: High Capacitance; Ultra-Low ESR |
| 中文描述： | 2M X 16 FLASH 3V PROM, 100 ns, PDSO48 |
| 封裝： | MO-142EC, TSOP-48 |
| 文件頁(yè)數(shù)： | 88/116頁(yè) |
| 文件大小： | 6024K |
| 代理商： | S29GL032M10TAIR33 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
February 7, 2007 S29GL-M_00_B8
S29GL-M MirrorBitTM Flash Family
71
Data
Sheet
Write Operation Status
The device provides several bits to determine the status of a program or erase operation: DQ2,
DQ3, DQ5, DQ6, and DQ7. Table 36 and the following subsections describe the function of these
bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is
complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to
determine whether an Embedded Program or Erase operation is in progress or is completed.
DQ7: Data# Polling
The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase
algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling
is valid after the rising edge of the final WE# pulse in the command sequence.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the
datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend.
When the Embedded Program algorithm is complete, the device outputs the datum programmed
to DQ7. The system must provide the program address to read valid status information on DQ7.
If a program address falls within a protected sector, Data# Polling on DQ7 is active for approxi-
mately 1 s, then the device returns to the read mode.
During the Embedded Erase algorithm, Data# Polling produces a “0” on DQ7. When the Embed-
ded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling
produces a “1” on DQ7. The system must provide an address within any of the sectors selected
for erasure to read valid status information on DQ7.
After an erase command sequence is written, if all sectors selected for erasing are protected,
Data# Polling on DQ7 is active for approximately 100 s, then the device returns to the read
mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unpro-
tected sectors, and ignores the selected sectors that are protected. However, if the system reads
DQ7 at an address within a protected sector, the status may not be valid.
Just prior to the completion of an Embedded Program or Erase operation, DQ7 can change asyn-
chronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device can
change from providing status information to valid data on DQ7. Depending on when the system
samples the DQ7 output, it can read the status or valid data. Even if the device has completed
the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be
still invalid. Valid data on DQ0–DQ7 appears on successive read cycles.
rithm. Figure 17 shows the Data# Polling timing diagram.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL032M10TAIR40 | CAP 1.0UF 500V 10% X7R RAD-.475 .570X.500 CONF BULK |
| S29GL032M10TAIR43 | CAP TANT 220UF 2.5V 20% POLY SMD |
| S29GL032M10FBCR33 | MirrorBit Flash Family |
| S29GL032M10FAIR50 | MirrorBit Flash Family |
| S29GL032M10FAIR52 | MirrorBit Flash Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL032M10TAIR40 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256,128,64,32,Megabit 3.0 Volt-only Page Mode Flash Memory featuring 0.23 レm MirrorBit Process Technology |
| S29GL032M10TAIR42 | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 32MBIT 4MX8/2MX16 100NS 48TSOP - Tape and Reel |
| S29GL032M10TAIR43 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TAIR50 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TAIR52 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。