- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192297 > S29GL032M10FFIR60 (Spansion Inc.) MirrorBit Flash Family PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL032M10FFIR60 |
| 廠商： | Spansion Inc. |
| 英文描述： | MirrorBit Flash Family |
| 中文描述： | MirrorBit閃存系列 |
| 文件頁(yè)數(shù)： | 6/159頁(yè) |
| 文件大小： | 5216K |
| 代理商： | S29GL032M10FFIR60 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
Octorber 18, 2004 S29GLxxxM_00_B3
S29GLxxxM MirrorBitTM Flash Family
103
Da tash eet
Command Definitions
Writing specific address and data commands or sequences into the command register initiates device operations.
Table 35 on page 113 and Table 36 on page 114 define the valid register command sequences. Writing incorrect
address and data values or writing them in the improper sequence may place the device in an unknown state. A
reset command is then required to return the device to reading array data.
All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the
rising edge of WE# or CE#, whichever happens first. Refer to the “AC Characteristics” on page 124 section for
timing diagrams.
Reading Array Data
The device is automatically set to reading array data after device power-up. No commands are required to retrieve
data. The device is ready to read array data after completing an Embedded Program or Embedded Erase
algorithm.
After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after
which the system can read data from any non-erase-suspended sector. After completing a programming operation
in the Erase Suspend mode, the system may once again read array data with the same exception. See the “Erase
Suspend/Erase Resume Commands” on page 111 section for more information.
The system must issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5
goes high during an active program or erase operation, or if the device is in the autoselect mode. See the next
section, Reset Command, for more information.
See also “Requirements for Reading Array Data” on page 30 in the Device Bus Operations section for more infor-
mation. The Read-Only Operations–“AC Characteristics” on page 124 provides the read parameters, and
Figure 13, on page 126 shows the timing diagram.
Reset Command
Writing the reset command resets the device to the read or erase-suspend-read mode. Address bits are don’t
cares for this command.
The reset command may be written between the sequence cycles in an erase command sequence before erasing
begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset com-
mands until the operation is complete.
The reset command may be written between the sequence cycles in a program command sequence before pro-
gramming begins. This resets the device to the read mode. If the program command sequence is written while
the device is in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-
read mode. Once programming begins, however, the device ignores reset commands until the operation is
complete.
The reset command may be written between the sequence cycles in an autoselect command sequence. Once in
the autoselect mode, the reset command must be written to return to the read mode. If the device entered the
autoselect mode while in the Erase Suspend mode, writing the reset command returns the device to the erase-
suspend-read mode.
If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read
mode (or erase-suspend-read mode if the device was in Erase Suspend).
Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the Write-to-
Buffer-Abort Reset command sequence to reset the device for the next operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL032M10FFIR62 | MirrorBit Flash Family |
| S29GL032M10FFIR63 | Tantalum Capacitor; Capacitance:470uF; Capacitance Tolerance:+/- 20 %; Working Voltage, DC:6V; Package/Case:7343-43; Terminal Type:PCB SMT; ESR:0.001ohm; Leaded Process Compatible:No; Packaging:Cut Tape |
| S29GL032M10TACR00 | MirrorBit Flash Family |
| S29GL032M10TACR02 | MirrorBit Flash Family |
| S29GL032M10TACR03 | MirrorBit Flash Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL032M10FFIR62 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10FFIR63 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TACR00 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TACR02 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
| S29GL032M10TACR03 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:MirrorBit Flash Family |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。