- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄192292 > S1M8657X01-F0T0 TELECOM, CELLULAR, BASEBAND CIRCUIT, BCC48 PDF資料下載
參數(shù)資料
| 型號： | S1M8657X01-F0T0 |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, BCC48 |
| 封裝： | 7 X 7 MM, BCC-48 |
| 文件頁數(shù)： | 15/34頁 |
| 文件大小： | 281K |
| 代理商： | S1M8657X01-F0T0 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
S1M8657
TX IF/BBA WITH AGC
22
General Purpose ADC Enhanced-Mode Operation Using SPI
(SEN = high, TXMODE_CONT[0] = high)
When SEN = High the SPI BUS can be used. The GP-ADC operates in the basic mode or enhanced mode. If the
TXMODE_CONT[0] is "1", it operates in the enhanced mode and the SPI registers control the input selection,
clock frequency and input range. The basic setting is the Basic Mode.
If TXMODE_CONT[0] = "1" in the basic mode, the GP-ADC operates in the enhanced mode. If all GP-ADC
related controls and input/output function are conducted through the SPI bus, the GP-ADC only outputs the SPI
input/output. GPENA can also drive GP-ADC; in this case, GPDATA and GPCLK are output and save at the
same time in the SPI register, GPADC_RSLT[7:0], except that nothing can be input to the input select pins ,
SMSB/PAON and SLSB/CLK. It's simpler to think that in this mode the SPI registers perform the roles of what the
parallel control pins did in the existing S1M8653B If GPENA and TXMODE_CONT[7] = High, GP-ADC starts the
conversion. Moreover, for a new conversion, GPENA and TXMODE_CONT[7] must be left at Low, and restart
begins at the rising edge of when they become high. While conversion is going on, GP-ADC cannot receive any
signals. GPADC_RSLT[7:0], which has the GP-ADC conversion value, maintains its previous value until the end
of the new conversion.
Table 3. Enhanced-Mode Register Definition
GP MODE
CLOCK Divide Ratio
Input Range
Input Select
GPADC_MODE[7:0]
D7
D6
D5
D4
D3
D2
D1
D0
Default
1
0
1
0
Table 4. Enhanced-Mode Analog MUX
GPADC_MODE[1:0]
Input Select
GPADC_MODE[1:0]
Input Select
00
GPIN1
10
GPIN2
01
Reserved
11
GPIN3
相關PDF資料 |
PDF描述 |
|---|---|
| S1M8660AX01-F0T0 | SPECIALTY TELECOM CIRCUIT, CBCC48 |
| S1M8836X01-G0T0 | PLL FREQUENCY SYNTHESIZER, 1000 MHz, CQCC24 |
| S1P-SLV | 1 CONTACT(S), FEMALE, TWO PART BOARD CONNECTOR, CRIMP |
| S1T0567X01-D0B0 | TELECOM, TONE DECODER CIRCUIT, PDIP8 |
| S1U2-12-RC | 500 MHz - 2000 MHz RF/MICROWAVE SGL POLE SGL THROW SWITCH, 1.5 dB INSERTION LOSS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S1M8660A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:RX IF / BBA WITH GPS |
| S1M8660AX01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:RX IF / BBA WITH GPS |
| S1M8662A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
| S1M8662AX01-F0T0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:CDMA/PCS/GPS Triple Mode IF/ baseband IC |
| S1M8821 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:INTERGER RF/IF DUAL PLL |
發(fā)布緊急采購，3分鐘左右您將得到回復。