S1C6S2N7 TECHNICAL SOFTWARE
EPSON
II-59
CHAPTER 3: PERIPHERAL CIRCUITS (Interrupt and Halt)
Consequently, when the input terminal is in the active
status (high status), do not rewrite the mask register (clear-
ing, then setting the mask register), so that a factor flag will
only set at the rising edge in this case. When clearing, then
setting the mask register, set the mask register, when the
input terminal is not in the active status (low status).
EIT32
This register enables or masks the 32 Hz timer interrupt.
The CPU is interrupted if it is in the EI state when the
interrupt mask register (EIT32) is set to "1" and the inter-
rupt factor flag (IT32) is "1". (See Figure 3.10.2.)
EIT8
This register enables or masks the 8 Hz timer interrupt. The
CPU is interrupted if it is in the EI state when the interrupt
mask register (EIT8) is set to "1" and the interrupt factor flag
(IT8) is "1". (See Figure 3.10.2.)
This register enables or masks the 2 Hz timer interrupt. The
CPU is intterrupted if it is in the EI state when the interrupt
mask register (EIT2) is set to "1" and the interrupt factor flag
(IT2) is "1". (See Figure 3.10.2.)
EIT2
This register enables or masks the 1 Hz stopwatch interrupt.
The CPU is interrupted if it is in the EI state when the
interrupt mask register (EISW1) is set to "1", and also the
interrupt factor flag (ISW1) is "1". (See Figure 3.10.3.)
EISW1
EISW0
This register enables or masks the 10 Hz stopwatch inter-
rupt. The CPU is interrupted if it is in the EI state when the
interrupt mask register (EISW0) is set to "1", and the inter-
rupt factor flag (ISW0) is "1". (See Figure 3.10.3.)
This register enables or masks the motor driver interrupt.
The CPU is interrupted if it is in the EI state when the
interrupt mask register (EISMD) is set to "1", and the inter-
rupt factor flag (ISMD) is "1". (See Figure 3.10.4.)
EISMD