- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C60L05F 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP60 PDF資料下載
參數(shù)資料
| 型號： | S1C60L05F |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, PQFP60 |
| 封裝： | PLASTIC, QFP6-60 |
| 文件頁數(shù)： | 65/104頁 |
| 文件大?。?/td> | 697K |
| 代理商： | S1C60L05F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當(dāng)前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
S1C60N05 TECHNICAL MANUAL
EPSON
55
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (A/D Converter)
Input clock selection (0FEH D0)
Select the input clock of the up/down counter TC0–TC15.
When "1" is written:
65 kHz
When "0" is written:
32 kHz
Reading:
Valid
Select the output clock of the multiplying circuit for the
counting operation of the up/down counter TC0–TC15.
When "1" is written in the ADCLK, 65 kHz, a multitude of
the OSC1 clock is selected. When "0" is written, the OSC1
clock is selected at 32 kHz.
If 65 kHz is selected, A/D conversion becomes more accu-
rate. However, the initial value must be set on the up-
counter C0–C15 so that the up/down counter TC0–TC15
will not overflow while CR oscillation is being counted.
After an initial reset, ADCLK is set to "0".
A/D conversion START/STOP (0F1H D0)
Start A/D conversion.
When "1" is written:
A/D conversion starts
When "0" is written:
A/D conversion stops
Reading:
Valid
When "1" is written in the ADRUN, A/D conversion begins.
The register remains at "1" during A/D conversion and is set
to "0" when A/D conversion is terminated.
When "0" is written in the ADRUN during A/D conversion,
A/D conversion is paused.
ADRUN is set to "0" at initial reset, when the up/down
counter overflows or when measurement is finished.
A/D channel selection (0F1H D3)
Select an A/D converter channel.
When "1" is written:
TH2 is selected
When "0" is written:
TH1 is selected
Reading:
Valid
Before running the A/D converter, either TH1 or TH2 must
be selected as an input channel.
After an initial reset, CHTH is set to "0".
ADRUN
CHTH
ADCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C60L05D | 4-BIT, MROM, 0.08 MHz, MICROCONTROLLER, UUC53 |
| S1C60L13F | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
| S1C60L13D | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, UUC79 |
| S1C60A13F | 4-BIT, MROM, 1.2 MHz, MICROCONTROLLER, PQFP80 |
| S1C60L16F0A0100 | 4-BIT, MROM, 0.032768 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C60L08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60L16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N05 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N08 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
| S1C60N16 | 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。