
Rev.1.2
_00
HIGH RIPPLE-REJECTION LOW DROPOUT CMOS VOLTAGE REGULATOR
S-T111 Series
Standard Circuit
Seiko Instruments Inc.
7
ON/OFF
VSS
VOUT
VIN
C
IN
*1
C
L
*2
Input
Output
GND
Single GND
*1.
C
IN
is a capacitor for stabilizing the input.
*2.
A ceramic capacitor of 0.1
μ
F or more can be used for C
L
.
Figure 8
Caution The above connection diagram and constant will not guarantee successful operation.
Perform thorough evaluation using the actual application to set the constant.
Application Conditions
Input capacitor (C
IN
):
Output capacitor (C
L
):
ESR of output capacitor:
0.1
μ
F or more
0.1
μ
F or more
10
or less
Caution A general series regulator may oscillate, depending on the external components selected.
Check that no oscillation occurs with the application using the above capacitor.
Selection of Input and Output Capacitors (C
IN
, C
L
)
The S-T111 Series requires an output capacitor between the VOUT and VSS pins for phase compensation.
Operation is stabilized by a ceramic capacitor with an output capacitance of 0.1
μ
F or more in the entire
temperature range. However, when using an OS capacitor, tantalum capacitor, or aluminum electrolytic
capacitor, a ceramic capacitor with a capacitance of 0.1
μ
F or more and an ESR of 10
or less is required.
The value of the output overshoot or undershoot transient response varies depending on the value of the output
capacitor. The required capacitance of the input capacitor differs depending on the application.
The recommended value for an application is 1.0
μ
F or more for C
IN
and 0.47
μ
F or more for C
L
; however, when
selecting the output capacitor, perform sufficient evaluation, including evaluation of temperature characteristics,
on the actual device.