參數(shù)資料
型號(hào): RV5C387A-E2
廠商: RICOH COMPANY LTD
元件分類: XO, clock
英文描述: I2C-bus Real-Time Clock ICs with Voltage Monitoring Function
中文描述: 0 TIMER(S), REAL TIME CLOCK, PDSO10
封裝: 4 X 2.90 MM, 1.20 MM HEIGHT, SSOP-10
文件頁(yè)數(shù): 33/42頁(yè)
文件大小: 363K
代理商: RV5C387A-E2
PRELIMINARY RV5C387A
12345
- 33 -
14.4.2.
Periodic Interrupt
Setting of the periodic selection bits (CT2 to CT0) enables periodic interrupt to the CPU. There are two
waveform modes: pulse mode and level mode. In the pulse mode, the output has a waveform duty cycle of
around 50%. In the level mode, the output is cyclically driven low and, when the CTFG bit is set to 0, the
output is return to High (OFF).
Description
Interrupt Cycle and Falling Timing
OFF(H)
Fixed at “L”
2Hz(Duty50%)
1Hz(Duty50%)
Once per 1 second (Synchronized with
Second counter increment)
Once per 1 minute (at 00 seconds of every
Minute)
Once per hour (at 00 minutes and 00
Seconds of every hour)
Once per month (at 00 hours, 00 minutes,
and 00 seconds of first day of every month)
CT2
CT1
CT0
Wave form mode
-
-
Pulse Mode *1)
Pulse Mode *1)
Level Mode *2)
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
(Default)
1
0
1
Level Mode *2)
1
1
0
Level Mode *2)
1
1
1
Level Mode *2)
*1) Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second
counter as illustrated in the timing chart below.
In the pulse mode, the increment of the second counter is delayed by approximately 92
μ
s from the falling edge of
clock pulses. Consequently, time readings immediately after the falling edge of clock pulses may appear to lag
behind the time counts of the real-time clocks by approximately 1 second. Rewriting the second counter will
reset the other time counters of less than 1 second, driving the /INTRA pin low.
/INTRA Pin
Rewriting of the second counter
CTFG Bit
Approx. 92
μ
s
(Increment of second counter)
*2) Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1
minute, 1 hour, and 1 month. The increment of the second counter is synchronized with the
falling edge of periodic interrupt signals. For example, periodic interrupt signals with an
interrupt cycle setting of 1 second are output in synchronization with the increment of the second
counter as illustrated in the timing chart below.
*1), *2) When the oscillation adjustment circuit is used, the interrupt cycle will fluctuate once per 20sec. as follows:
Pulse Mode: The “L” period of output pulses will increment or decrement by a maximum of
±
3.784ms. For
example, 1-Hz clock pulses will have a duty cycle of 50
±
0.3784%.
Level Mode: A periodic interrupt cycle of 1 second will increment or decrement by a maximum of
±
3.784 ms.
/INTRA Pin
(Increment of
second counter)
CTFG Bit
Setting CTFG bit to 0
Setting CTFG bit to 0
(Increment of
second counter)
(Increment of
second counter)
相關(guān)PDF資料
PDF描述
RV5VE001A CRYSTAL 20.0 MHZ 20PF
RV5VE001C-E1 MULTI-POWER SUPPLY
RV5VE001C-E2 MULTI-POWER SUPPLY
RV5VE001A-E1 MULTI-POWER SUPPLY
RV5VE001A-E2 MULTI-POWER SUPPLY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RV5LAYSB102A 制造商: 功能描述: 制造商:undefined 功能描述:
RV5LAYSB254A 制造商: 功能描述: 制造商:undefined 功能描述:
RV5LAYSD501A 制造商:n/a 功能描述:RV5LAYSD501
RV5MJKSME-S1 功能描述:REVCONN CAT5E JACK METAL 制造商:belden inc. 系列:- 零件狀態(tài):在售 樣式:模塊 外部類型(適配器端):模塊插孔 8p8c(RJ45 以太網(wǎng)) 內(nèi)部類型(適配器端):模塊插孔 8p8c(RJ45 以太網(wǎng)) 外部殼體材料:- 內(nèi)部殼體材料:- 外部殼體顏色:灰色 內(nèi)部殼體顏色:白色 外部觸頭材料:覆銅 內(nèi)部觸頭材料:銅合金 外部觸頭鍍層:金 內(nèi)部觸頭鍍層:金 工作溫度:-10°C ~ 60°C 等級(jí):Cat5e 規(guī)格:1G Base-T 特性:屏蔽 外部觸頭鍍層厚度:50μin(1.27μm) 內(nèi)部觸頭鍍層后的:- 標(biāo)準(zhǔn)包裝:1
RV5MJKUBK-S1 功能描述:REVCONN CAT5E JACK BLACK 制造商:belden inc. 系列:- 零件狀態(tài):在售 樣式:模塊 外部類型(適配器端):模塊插孔 8p8c(RJ45 以太網(wǎng)) 內(nèi)部類型(適配器端):模塊插孔 8p8c(RJ45 以太網(wǎng)) 外部殼體材料:- 內(nèi)部殼體材料:- 外部殼體顏色:黑色 內(nèi)部殼體顏色:黑色 外部觸頭材料:覆銅 內(nèi)部觸頭材料:銅合金 外部觸頭鍍層:金 內(nèi)部觸頭鍍層:金 工作溫度:-10°C ~ 60°C 等級(jí):Cat5e 規(guī)格:1G Base-T 特性:- 外部觸頭鍍層厚度:50μin(1.27μm) 內(nèi)部觸頭鍍層后的:- 標(biāo)準(zhǔn)包裝:1