參數(shù)資料
型號： RH8053GC029512
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 20/81頁
文件大?。?/td> 598K
代理商： RH8053GC029512
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Datasheet
Order Number#249563-001
20
should be used to reduce the TDO output voltage of the last 3.3/5.0V device down to the 1.5V
range that the mobile Intel Celeron processor can tolerate. Multiple copies of TMS and TRST#
must be provided, one for each voltage level.
A Debug Port and connector may be placed at the start and end of the JTAG chain containing the
processor, with TDI to the first component coming from the Debug Port and TDO from the last
component going to the Debug Port. There are no requirements for placing the mobile Intel
Celeron processor in the JTAG chain, except for those that are dictated by voltage requirements of
the TAP signals.
3.1.3
Catastrophic Thermal Protection
The mobile Intel Celeron processor does not support catastrophic thermal protection or the
THERMTRIP# signal. An external thermal sensor must be used to protect the processor and the
system against excessive temperatures.
3.1.4
Unused Signals
All signals named NC or RSVD must be unconnected. The TESTHI signal should be pulled up to
V
CCT
. The TESTLO1 and TESTLO2 signal should be pulled down to V
SS
. Unused GTL+ inputs,
outputs and bi-directional signals should be unconnected. Unused CMOS active low inputs should
be connected to V
CCT
and unused active high inputs should be connected to V
SS
. Unused Open-
drain outputs should be unconnected. If the processor is configured to enter the Quick Start state
rather than the Stop Grant state, then the SLP# signal should be connected to V
CCT
. When tying
any signal to power or ground, a resistor will allow for system testability. For unused signals, Intel
suggests that 1.5-k
resistors are used for pull-ups and 1-k
resistors are used for pull-downs.
If the local APIC is hardware disabled, then PICCLK and PICD[1:0] should be tied to V
SS
with a
1-k
resistor, one resistor can be used for the three signals. Otherwise PICCLK must be driven
with a clock that meets specification (see Table 18) and the PICD[1:0] signals must be pulled up
to V
CCT
with 150-
resistors, even if the local APIC is not used.
BSEL1 must be connected to V
SS
and BSEL0 must be pulled up to V
CCT
. VID[4:0] should be
connected to V
SS
if they are not used.
If the TAP signals are not used then the inputs should be pulled to ground with 1-k
resistors and
TDO should be left unconnected.
3.1.5
Signal State in Low-power States
3.1.5.1
System Bus Signals
All of the system bus signals have GTL+ input, output, or input/output drivers. Except when
servicing snoops, the system bus signals are tri-stated and pulled up by the termination resistors.
Snoops are not permitted in the Sleep and Deep Sleep states.
3.1.5.2
CMOS and Open-drain Signals
The CMOS input signals are allowed to be in either the logic high or low state when the processor
is in a low-power state. In the Auto Halt and Stop Grant states these signals are allowed to toggle.
相關(guān)PDF資料
PDF描述
RH8053GC033512 Microprocessor
BXYP14 BXYP14 - Waraktor
BXYP26 Octal D-type flip flop with clear
BXYP42 Quad 2-input OR gate
BXYP43 BXYP43 - Waraktor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80554RC009512 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RH80554RC021512 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
RH9711 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
RH9731U 制造商:Thomas & Betts 功能描述:Ring Tongue Terminal 54.35mm 19.55mm Electro-Tin
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*