
RC5056
PRODUCT SPECIFICATION
2
P
Pin Assignments
Pin Definitions
Pin Number Pin Name
20
Pin Function Description
This pin is connected to the converter’s output voltage. The PGOOD and OVP
comparator circuits use this signal to report output voltage status and for overvoltage
protection.
Connect a resistor (ROCSET) from this pin to the drain of the upper MOSFET. An
internal 200
μ
A current source (Iocs) and the upper MOSFET R
DS(ON)
set the converter
peak over-current trip point:
I
R
DS ON
VSEN
1
OCSET
2
SS
Soft Start. A capacitor from this point to ground together with an internal 10
μ
A will
cause the output duty cycle to increase slowly
First LDO Error Amplifier Output.
First LDO Error Amplifier Inverting Input. When FB1 and GATE1 are tied together the
Output Voltage = Vref
DAC inputs. Used to adjust the output voltage to the voltage required by the processor.
PWM Loop Error Amplifier output.
PWM Loop Voltage Feedback. Inverting input of Error Amplifier.
Signal Ground.
Power good. This pin is pulled low when the converter output is not within 10% of the
Dacout reference voltage.
Connect the PHASE to the upper MOSFET source.
Upper MOSFET gate driver
12V bias supply.
Low MOSFET gate driver.
Power ground.
Over-voltage Protection. This pin drives an external SCR.
6
]
T
Kohm
7
]
R
T
Kohm
3
4
GATE1
FB1
5-9
10
11
12
13
VID0-4
COMP
FB
GND
PGOOD
14
15
16
17
18
19
PHASE
UGATE
VCC
LGATE
PGND
OVP/RT
1
2
3
4
5
6
8
7
VSEN
OVP/RT
PGND
LGATE
VCC
UGATE
PHASE
PGOOD
20
19
18
17
16
15
13
9
12
65-5056-02
14
OCSET
SS
GATE1
FB1
VID0
VID1
VID2
VID3
VID4
COMP
10
11
GNDA
FB
I
PEAK
OCSET
)
------------------R
=
F
S
200kHz
--------------R
[
]
+
=
R
T
to GND
(
)
F
S
200kHz
-------------------KHz x Kohm
[
]
–
=
R
T
to 12V
(
)