
Rev. 1.10 8
I
OPERATION
G
Operation of R3132Q Series
Vref
Delay
Circuit
V
DD
GND
OUT
+
-
Ra
Rb
Comparator
Nch
Pch
CMOS Output Type
OUT pin is connected to the
drain of Nch Tr. and Pch Tr.
in this IC.
Nch Open Drain Output Type
OUT pin is connected to the
drainf of Nch Tr. in this IC.
(OUT pin should be pulled up
to V
DD
or an external voltage
level.)
Block Diagram
Minimum Operating Voltage
(V
DDL
)
GND
Output
Voltage
(OUT)
Supply
Voltage
(V
DD
)
Detector Threshold(V
DET
)
=Released Voltage
A
B
t
DELAY
GND
x
y
z
{
|
Operating Diagram
In the above diagram,
x
Output voltage becomes equal to supply voltage (Nch open drain output type; equal to pull-up Voltage).
y
When the supply voltage is down to the detector threshold level (Point A), Vref
≥
V
DD
×
Rb / ( Ra+Rb ) is true. Then, the
output of the comparator is reversed, thus output voltage becomes equal to GND level.
z
When the supply voltage is lower than minimum operating voltage, the output of transistor is indefinite, therefore the
output is also indefinite.
{
Output voltage is equal to GND level.
|
When the supply voltage is higher than the released voltage (Point B), Vref
≤
V
DD
×
Rb / ( Ra+Rb ) is true. Then the
output of the comparator is reversed, thus the output voltage becomes equal to the supply voltage ( Nch open drain output
type; equal to pull-up voltage).
*There is no hysteresis range between the detector threshold and the released voltage.