- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361292 > QL6600 (QuickLogic Corp.) Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相結(jié)合的RAM) PDF資料下載
參數(shù)資料
| 型號： | QL6600 |
| 廠商： | QuickLogic Corp. |
| 英文描述： | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相結(jié)合的RAM) |
| 中文描述： | Eclipse的家庭結(jié)合性能，密度，和嵌入式內(nèi)存（Eclipse的系列性能，密度和嵌入式相結(jié)合的內(nèi)存） |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 258K |
| 代理商： | QL6600 |
5-3
Preliminary
Eclipse
TABLE 2. Performance Standards
The Eclipse logic Supercell structure, Figure 2, is sim-
ilar to the .35 mm QuickLogic logic cell with the
addition of a second register. Both registers share
CLK, SET and RESET inputs. The second register
has a two-to-one multiplexer controlling its input.
The register can be loaded from the NZ output or
directly from a dedicated input. NOTE: The input
"PP" is not an "input" in the classical sense. It can
only be tied high or low using default links only and is
used to select which path "NZ" or "PS" is used as an
input to the register. All other inputs can be con-
nected not only to "tiehi" and "tielo" but to multiple
routing channels as well.
The complete logic cell consists of two 6-input AND
gates, four two-input AND gates, seven two-to-one
multiplexers and two D flip-flop with asynchronous
SET and RESET controls. The cell has a fan-in of 30
(including register control lines) and fits a wide range
of functions with up to 17 simultaneous inputs. It has
6 outputs, 4 combinatorial and 2 registered. The
high logic capacity and fan-in of the logic cell accom-
modate many user functions with a single level of
logic delay while other architectures require two or
more levels of delay
FIGURE 2. Eclipse SuperCell
Function
Description
Slowest
speed grade
5 ns
6 ns
6 ns
250 MHz
250 MHz
155 MHz
155 MHz
155 MHz
4.5 ns
200 MHz
Fastest
speed grade
2.8 ns
3.4 ns
3.4 ns
450 MHz
450 MHz
280 MHz
280 MHz
280 MHz
2.5 ns
400 MHz
Multiplexer
Parity Tree
16:1
24
36
16 bit
32 bit
128 x 32
256 x 16
128 x 64
Counter
FIFO
Clock to out
System
clock
QS
A1
A2
A3
A4
A5
A6
OS
OP
B1
B2
C1
C2
MP
MS
D1
D2
E1
E2
NP
NS
F1
F2
F3
F4
F5
F6
PS
PP
QR
AZ
OZ
QZ
NZ
FZ
Q2Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL6325 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相結(jié)合的RAM) |
| QL6500 | Eclipse Family Combining Performance, Density, and Embedded RAM(Eclipse 系列性能、密度和嵌入式相結(jié)合的RAM) |
| QL63D5SA | InGaAlP Laser Diode |
| QL63F5SA | InGaAlP Laser Diode |
| QL65D5SA | InGaAlP Laser Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL6600-7PS484C-5993 | 制造商:QuickLogic Corporation 功能描述: |
| QL6600-7PS484C-5997 | 制造商:QuickLogic Corporation 功能描述: |
| QL67D6SA | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:InGaAlP Laser Diode |
| QL67F6S-A | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:LASER DIODE SPECIFICATIONS |
| QL67F6S-B | 制造商:ROITHNER 制造商全稱:ROITHNER 功能描述:LASER DIODE SPECIFICATIONS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。