參數(shù)資料
型號: QL6500PB516
英文描述: Power choke, toroid, RoHS
中文描述: 專用集成電路
文件頁數(shù): 9/13頁
文件大小: 165K
代理商: QL6500PB516
Eclipse
TM
Family Data Sheet
9
Eclipse Family Data Sheet
5.0 Clock Networks
5.1 Global Clocks
There are 8 global clock networks in the Eclipse device family. Global clocks can drive logic cell, I/O,
and RAM registers in the device. Five global clocks will have access to a Quad Net (local clock network)
connection with a programmable connection to the register inputs.
Figure 8: Global Clock Methodology
5.2 Quad-Net Network
There are 5 Quad-Net local clock networks in each quadrant for a total of 20 in a device.
Each Quad-Net is local to a quadrant. Quad-Net is multiplexed with the clock buffer before driving the
column clock buffers.
相關(guān)PDF資料
PDF描述
QL6500PS484 ASIC
QL6500PS672 ASIC
QL6500PT280 ASIC
QL6600PB516 ASIC
QL6600PS484 ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
QL6500PS484 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL6500PS672 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL6500PT280 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
QL65D5SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode
QL65D6SA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:InGaAlP Laser Diode