- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361289 > QL4090-1CG84M (Electronic Theatre Controls, Inc.) 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM PDF資料下載
參數(shù)資料
| 型號： | QL4090-1CG84M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| 中文描述： | 9.0萬門QuickRAM可用PLD的結合性能，密度和嵌入式內(nèi)存 |
| 文件頁數(shù)： | 17/22頁 |
| 文件大小： | 405K |
| 代理商： | QL4090-1CG84M |
8-53
Military QuickRAM
Rev A
QL4036
AC CHARACTERISTICS at VCC = 3.3V, TA = 25
°
C (K = 1.00)
(To calculate delays, multiply the appropriate K factor in the "Operating Range" section by the following numbers.)
Logic Cells
Input-Only/Clock Cells
Notes:
[5] Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25
°
C. Multi-
ply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the
Operating Range.
[6] These limits are derived from a representative selection of the slowest paths through the pASIC 3 logic cell
including typical net delays. Worst case delay values for specific paths should be determined fromtiming
analysis of your particular design.
QL4036
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
1.7
1.9
1.7
1.7
0.0
0.0
1.0
1.2
1.2
1.2
1.2
1.2
1.3
1.5
1.1
1.3
1.9
1.9
1.8
1.8
1
3
4
8
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Combinatorial Delay [6]
Setup Time [6]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
1.4
1.7
0.0
0.7
1.2
1.2
1.0
0.8
1.9
1.8
2.2
1.7
0.0
1.5
1.2
1.2
1.8
1.6
1.9
1.8
3.2
1.7
0.0
2.5
1.2
1.2
2.8
2.6
1.9
1.8
Symbol
Parameter
Propagation Delays (ns)
Fanout
[5]
2
3
1.6
1.8
1.9
1.7
1.9
2.0
3.1
3.1
3.1
0.0
0.0
0.0
0.8
1.0
1.1
0.7
0.9
1.0
2.3
2.3
2.3
1
4
8
12
2.9
3.0
3.1
0.0
2.1
2.0
2.3
24
4.4
4.5
3.1
0.0
3.6
3.5
2.3
TIN
TINI
TISU
TIH
TlCLK
TlRST
TlESU
High Drive Input Delay
High Drive Input, Inverting Delay
Input Register Set-Up Time
Input Register Hold Time
Input Register Clock To Q
Input Register Reset Delay
Input Register Clock Enable Setup Time
1.5
1.6
3.1
0.0
0.7
0.6
2.3
2.4
2.5
3.1
0.0
1.6
1.5
2.3
TlEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
相關PDF資料 |
PDF描述 |
|---|---|
| QL4090-1PG208M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-2CG256M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-2CG456M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-2CG84M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4036-2PG208M | 90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| QL4090-1CG84M/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
| QL4090-1PB456C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL4090-1PB456I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA|1584-CELL|CMOS|BGA|456PIN|PLASTIC |
| QL4090-1PB456M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL4090-1PG208M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。