- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361290 > QL4058-0PQ208M (Electronic Theatre Controls, Inc.) 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM PDF資料下載
參數(shù)資料
| 型號： | QL4058-0PQ208M |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| 中文描述： | 58000可用門QuickRAM ESP PLD的結(jié)合性能，密度和嵌入式內(nèi)存 |
| 文件頁數(shù)： | 2/23頁 |
| 文件大?。?/td> | 271K |
| 代理商： | QL4058-0PQ208M |
2
www.quicklogic.com
2002 QuickLogic Corporation
QL4058 QuickRAM Data Sheet Rev H
Architecture Overview
The QuickRAM family of ESPs (Embedded Standard Products) offers FPGA logic in
combination with Dual-Port SRAM modules. The QL4058 is a 58,000 usable PLD gate
member of the QuickRAM family of ESPs. QuickRAM ESPs are fabricated on a 0.35
μ
m
four-layer metal process using QuickLogic's patented ViaLink
TM
technology to provide a
unique combination of high performance, high density, low cost, and extreme ease-of-use.
The QL4058 contains 1,008 logic cells and 18 Dual Port RAM modules (see
Figure 1
). Each
RAM module has 1,152 RAM bits, for a total of 20,736 bits. RAM Modules are Dual Port
(one read port, one write port) and can be configured into one of four modes:
64 (deep)
×
18 (wide), 128
×
9, 256
×
4, or 512
×
2 (see
Figure 4
). With a maximum of
252 I/Os, the QL4058 is available in 208-PQFP, 240-pin PQFP, and 456-pin PBGA
packages.
Designers can cascade multiple RAM modules to increase the depth or width allowed in
single modules by connecting corresponding address lines together and dividing the words
between modules (see
Figure 2
). This approach allows up to 512-deep configurations as
large as 16 bits wide in the smallest QuickRAM device and 44 bits wide in the largest device.
Software support for the complete QuickRAM family, including the QL4058, is available
through two basic packages. The turnkey QuickWorks
TM
package provides the most
complete ESP software solution from design entry to logic synthesis, to place and route, to
simulation. The QuickTools package provides a solution for designers who use Cadence,
Exemplar, Mentor, Synopsys, Synplicity, Viewlogic, Aldec, or other third-party tools for
design entry, synthesis, or simulation.
The QuickLogic
TM
variable grain logic cell features up to 16 simultaneous inputs and five
outputs within a cell that can be fragmented into five independent cells. Each cell has a fan-
in of 29 including register and control lines (see
Figure 3
).
Figure 2: QuickRAM Module Bits
RDATA
WDATA
RADDR
RDATA
WADDR
WDATA
RAM
Module
(1,152 bits)
RAM
Module
(1,152 bits)
相關PDF資料 |
PDF描述 |
|---|---|
| QL4058-0PQ240M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-3PB456M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-3PQ208M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-3PQ240M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-4PB456M | 58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL4058-0PQ240C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA) |
| QL4058-0PQ240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-0PQ240M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PB456C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
| QL4058-1PB456I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。