<rt id="cblas"></rt>
收藏本站
  • 您好,
    買賣IC網(wǎng)歡迎您。
  • 請登錄
  • 免費注冊
  • 我的買賣
  • 新采購0
  • VIP會員服務(wù)
  • [北京]010-87982920
  • [深圳]0755-82701186
  • 網(wǎng)站導(dǎo)航
發(fā)布緊急采購
  • IC現(xiàn)貨
  • IC急購
  • 電子元器件
VIP會員服務(wù)
  • 您現(xiàn)在的位置:買賣IC網(wǎng) > PDF目錄368397 > PZ3128-S10BP Electrically-Erasable Complex PLD PDF資料下載
參數(shù)資料
型號: PZ3128-S10BP
英文描述: Electrically-Erasable Complex PLD
中文描述: 電可擦除復(fù)雜可編程邏輯器件
文件頁數(shù): 9/18頁
文件大?。?/td> 161K
代理商: PZ3128-S10BP
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁
R
XCR3128: 128 Macrocell CPLD
9
www.xilinx.com
1-800-255-7778
DS034 (v1.3) October 9, 2000
This product has been discontinued. Please see
for details.
Terminations
The CoolRunner XCR3128 CPLDs are TotalCMOS
devices. As with other CMOS devices, it is important to
consider how to properly terminate unused inputs and I/O
pins when fabricating a PC board. Allowing unused inputs
and I/O pins to float can cause the voltage to be in the lin-
ear region of the CMOS input structures, which can
increase the power consumption of the device. The
XCR3128 CPLDs have programmable on-chip pull-down
resistors on each I/O pin. These pull-downs are automati-
cally activated by the fitter software for all unused I/O pins.
Note that an I/O macrocell used as buried logic that does
not have the I/O pin used for input is considered to be
unused, and the pull-down resistors will be turned on. We
recommend that any unused I/O pins on the XCR3128
device be left unconnected.
There are no on-chip pull-down structures associated with
the dedicated input pins. Xilinx recommends that any
unused dedicated inputs be terminated with external 10k
pull-up resistors. These pins can be directly connected to
V
CC
or GND, but using the external pull-up resistors main-
tains maximum design flexibility should one of the unused
dedicated inputs be needed due to future design changes.
When using the JTAG/ISP functions, it is also recom-
mended that 10k
pull-up resistors be used on each of the
pins associated with the four mandatory JTAG signals. Let-
ting these signals float can cause the voltage on TMS to
come close to ground, which could cause the device to
enter JTAG/ISP mode at unspecified times. See the appli-
cation notes
JTAG and ISP Overview for Xilinx XPLA1 and
XPLA2 CPLDs
and
Terminating Unused I/O Pins in Xilinx
XPLA1 and XPLA2 CoolRunner CPLDs
for more informa-
tion.
JTAG and ISP Interfacing
A number of industry-established methods exist for
JTAG/ISP interfacing with CPLD
’
s and other integrated cir-
cuits. The Xilinx XCR3128 supports the following methods:
PC parallel port
Workstation or PC serial port
Embedded processor
Automated test equipment
Third party programmers
High-End JTAG and ISP tools
A Boundary-Scan Description Language (BSDL) descrip-
tion of the XCR3128 is also available from Xilinx for use in
test program development. For more details on JTAG and
ISP for the XCR3128, refer to the related application note:
JTAG and ISP Overview for Xilinx XPLA1 and XPLA2
CPLDs
.
Table 5: Programming Specifications
Symbol
DC Parameters
V
CCP
I
CCP
V
IH
V
IL
V
SOL
V
SOH
TDO_I
OL
TDO_I
OH
AC Parameters
f
MAX
PWE
PWP
PWV
INIT
TMS_SU
TDI_SU
TMS_H
TDI_H
TDO_CO
Parameter
Min.
Max.
Unit
V
CC
supply program/verify
I
CC
limit program/verify
Input voltage (High)
Input voltage (Low)
Output voltage (Low)
Output voltage (High)
Output current (Low)
Output current (High)
3.0
3.6
200
V
mA
V
V
V
V
mA
mA
2.0
0.8
0.5
2.4
8
-8
CLK maximum frequency
Pulse width erase
Pulse width program
Pulse width verify
Initialization time
TMS setup time before TCK
=
TDI setup time before TCK
=
TMS hold time after TCK
=
TDI hold time after TCK
=
TDO valid after TCK
Ο
10
100
10
10
100
10
10
25
25
MHz
ms
ms
μ
s
μ
s
ns
ns
ns
ns
ns
40
相關(guān)PDF資料
PDF描述
PZ3128-S12A84 Electrically-Erasable Complex PLD
PZ3128-S12BB1 Electrically-Erasable Complex PLD
PZ3128-S12BB1-S Electrically-Erasable Complex PLD
PZ3128-S12BB2 Electrically-Erasable Complex PLD
PZ3128 128 macrocell CPLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PZ32146-0120 制造商:Foxconn 功能描述:
PZ37047-S01-A 制造商:Foxconn 功能描述:Pga Socket, 370 Contacts, 19x19i, 0.05 Row Spacing, Pc Tail Terminal
PZ37047-S01-S 制造商:Foxconn 功能描述:Pga Socket, 370 Contacts, 19x19i, 0.050 Row Spacing, Pc Tail Terminal
PZ3X1-15/16 制造商:Eclipse Tools 功能描述:
PZ-4-3 制造商:RICHARD MANNO 功能描述:
發(fā)布緊急采購,3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號,填寫一行即可)

發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

發(fā)布成功!您可以繼續(xù)發(fā)布采購。也可以進入我的后臺,查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*
  • VIP會員服務(wù) |
  • 廣告服務(wù) |
  • 付款方式 |
  • 聯(lián)系我們 |
  • 招聘銷售 |
  • 免責(zé)條款 |
  • 網(wǎng)站地圖

感谢您访问我们的网站,您可能还对以下资源感兴趣:

三级特黄60分钟在线观看,美女在线永久免费网站,边吃奶边摸下很爽视频,娇妻在厨房被朋友玩得呻吟`
<input id="tyzfh"><xmp id="tyzfh">
<li id="tyzfh"></li>