- 您現(xiàn)在的位置：買賣IC網 > PDF目錄224860 > PT7A4402L Accelerator Bundled System with Source Code PDF資料下載
參數(shù)資料
| 型號： | PT7A4402L |
| 英文描述： | Accelerator Bundled System with Source Code |
| 中文描述： | T1/E1的系統(tǒng)同步？ |
| 文件頁數(shù)： | 34/34頁 |
| 文件大?。?/td> | 306K |
| 代理商： | PT7A4402L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Data Sheet
PT7A4402B/4402L
T1/E1 System Synchronizer
PT0100(08/02)
Ver:0
9
Output Interface Circuit
The Output Interface Circuit consists of the Tapped Delay Lines
and E1/T1 Dividers as shown in Figure 5.
Signals from the DCO are sent to Tapped Delay Lines to gener-
ate two clock signals, 16.384MHz and 12.352MHz, which are
divided in the T1 and E1 Dividers respectively to provide
needed clock and frame signals.
The T1 Divider uses the 12.352MHz signal to generate two
clock signals, C1.5 and C3. They have a nominal 50% duty
cycle.
The E1 Divider uses the 16.384MHz signal to generate four
clock signals and three frame signals, i.e., C2, C4, C8, C16,
F0, F8 and F16. The frame signals are generated directly from
the C16 signal.
The C2, C4, C16 and C8 signals have nominal 50% duty cycle.
All the frame and clock outputs are locked to each other for all
operating states. They have limited driving capability and
should be buffered when driving high capacitance loads.
Figure 4. Block Diagram of DPLL
Signal
From
DCO2
Tapped
Delay
Line
T1
Divider
Signal
From
DCO1
Tapped
Delay
Line
E1
Divider
12MHz
16MHz
C1.5
C3
C2
C4
C8
C16
F0
F8
F16
Figure 5. Block Diagram of Output Interface Circuit
Control Circuit
Phase
Detector
Limiter
Loop
Filter
Virtual
Reference
from TIE
Corrector
Feedback Signal
From
Frequency Select MUX
State Select From
Input Impairment
Monitor
State Select
From
State Machine
DPLL Reference
to
Output Interface
Circuit
DCO
相關PDF資料 |
PDF描述 |
|---|---|
| PT7A4408 | AC Servo Drive Control System Accelerator Software Manual |
| PT7A4408L | Complete BrainPower Control System Accelerator Verilog Object Code Manual |
| PT7A4409 | Single Axis Bundled System Accelerator1 System Manual |
| PT7A4409L | Complete Motion Control Verilog Library |
| PT7A4410 | PWM Waveform Generator Accelerator Verilog Module |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PT7A4408 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer? |
| PT7A4408L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer? |
| PT7A4409 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/0C3 System Synchronizer? |
| PT7A4409L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/0C3 System Synchronizer? |
| PT7A4410 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:T1/E1/OC3 System Synchronizer |
發(fā)布緊急采購，3分鐘左右您將得到回復。