For technical support and more information, see inside back cover or visit www.ti.com
PT4842—48V
65-W Triple Output Isolated DC/DC
Converter for DSL Applications
PT4842 Specifications (Unless otherwise stated, the operating conditions are:- Ta =25°C, Vin =48V, and Ion =0.5Ionmax)
PT4842
Characteristics
Symbols
Conditions
Min
Typ
Max
Units
Output Power
Po
Each output:
Vo1 ( 12V)
—
32.4 (1)
Vo2 (3.3V)
—
20
(1)
W
Vo3 (1.8V)
—
12.6 (1)
Total (all three outputs)
—
62
(1)
W
Output Current
Io
Io1 ( 12V)
0
—
2.7
A
Io2 (3.3V)
0
—
6
(2)
A
Io3 (1.8V)
0
—
7
(2)
Maximum (Io2 + Io3)
——11
(2)
A
Current Limit Threshold
ILIM
Io1
—4
—
A
Io2 + Io3
—16
—
Over Current Shutdown Delay (3)
tsd
Time period prior to latched shutdown
—
200
—
ms
Input Voltage Range
Vin
36
—
75
V
Under Voltage Lockout
Von
Vin increasing
—
34
—
V
Voff
Vin decreasing
—
32
—
Internal Input Capacitance
Cint
—2
—F
Output Voltage
Vo
Vo1 ( 12V)
11.64
12.0
12.36
Vo2 (3.3V)
3.2
3.3
3.4
V
Vo3 (1.5V)
1.74
1.8
1.86
Output Adjust Range
Voadj
Vo2 / Vo3
±10
——%Vo
Line Regulation
Regline
All outputs, Over Vin range
—
0.11
.0
%Vo
Load Regulation
Regload
All outputs, 0
≤Io≤Iomax
—
0.2
1.0
%Vo
Cross Regulation
Regcross
Any one output vs. other outputs
—
1.0
%Vo
Vo Ripple/Noise
(4)
Vn
Cout =10F tantalum capacitor
Vo1 ( 12V)
—
45
100
(0 to 20MHz bandwidth)
Vo2 (3.3V)
—
20
50
mVpp
Vo3 (1.5V)
—
20
50
Transient Response
(5)
ttr
25% load step
—
30
—
Sec
Vos
Vo over/undershoot
—
5
—
%Vo
Efficiency
η
Po =Pomax
—
84
—
%
Switching Frequency
s
Over Vin and Io ranges
450
500
550
kHz
On/Off Control
On
Referenced to –Vin
Logic ‘0’
0
—
0.8
Off
Logic ‘1’
2.4
—
75
(6)
V
Open cct. voltage
3
5
Istby
Input current in ‘Off’ state
—
9
15
mA
Primary/Secondary Isolation
V iso
1500
—
V
C iso
—1500
—pF
R iso
10
——M
Temperature Sense
(7)
Vtemp
Output voltage at temperatures:-
–40°C
—
0.1—
V
100°C
—
1.5
—
External Output Capacitance
(8)
Cout
Co10
—
330
Co2
0
—
5,000
F
Co3
0
—
10,000
Notes: (1) The sum total power delivered from all three regulated outputs, Vo1, Vo2, and Vo3, cannot exceed 62 watts.
(2) The sum-total current from outputs Vo2, and Vo3 cannot exceed 11ADC.
(3) After latched shutdown, the module may be reset by cycling the input power.
(4) The ripple and noise is measured with a 10F tantalum capacitor across each output.
(5) The transient response is measured with a 25% load step from Io =0.5Iomax, and di/dt =0.2A/s.
(6) Pins 3 & 4 are diode protected and can be connected to +Vin.
(7) Voltage output at “TEMP” pin is defined by the equation:- VTEMP = 0.5 + 0.01T, where T is the sensed temperature in degrees centigrade. See pin
descriptions for more information.
(8) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. For more information, refer to the application
note regarding capacitor selection.
SLTS142C - DECEMBER 2000 -REVISED SEPTEMBER 2002