- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384854 > PSOT03LC-LF-T7 (PROTEK DEVICES) ULTRA LOW CAPACITANCE TVS ARRAY PDF資料下載
參數(shù)資料
| 型號： | PSOT03LC-LF-T7 |
| 廠商： | PROTEK DEVICES |
| 元件分類： | 參考電壓二極管 |
| 英文描述： | ULTRA LOW CAPACITANCE TVS ARRAY |
| 中文描述： | 500 W, UNIDIRECTIONAL, SILICON, TVS DIODE |
| 封裝： | ROHS COMPLIANT PACKAGE-3 |
| 文件頁數(shù)： | 4/5頁 |
| 文件大小： | 77K |
| 代理商： | PSOT03LC-LF-T7 |
PSOT03LC
thru
PSOT36LC
4
05066.R6 3/07
www.protekdevices.com
The PSOTxxLC Series are low capacitance TVS arrays designed to protect I/O or data lines from the damaging effects of ESD or EFT. This product
series provides unidirectional & bidirectional protection, with a surge capability of 500 Watts P
PP
per line for an 8/20μs waveform and ESD protection
> 40 kilovolts.
BIDIRECTIONAL COMMON-MODE CONFIGRUATION (Figure 1)
Two PSOTxxLC devices, when used in paralell, provide protection in a
common-mode configuration as depicted in Figure 1.
Circuit connectivity is as follows:
I/O Line is connected to Device 1, Pin 1.
I/O Line is connect to Device 2, Pin 2.
Device 1, Pin 2 is connected to ground.
Device 2, Pin 1 is connected to ground.
Device 1 & 2, Pin 3 is not connected.
BIDIRECTIONAL DIFFERENTIAL-MODE CONFIGRUATION (Figure 1)
In addition, two PSOTxxLC devices, when used in paralell, provide
protection in a differential-mode configuration for Ethernet applications as
depicted in Figure 2.
Circuit connectivity is as follows:
I/O Line 1 is connected to Device 1, Pin 1.
I/O Line 1 is connect to Device 2, Pin 2.
I/O Line 2 is connected to Device 1, Pin 1.
I/O Line 2 is connect to Device 2, Pin 2.
Device 1 & 2, Pin 3 is not connected.
CIRCUIT BOARD LAYOUT RECOMMENDATIONS
Circuit board layout is critical for Electromagnetic
Compatibility (EMC) protection. The following
guidelines are recommended:
The protection device should be placed near the
input terminals or connectors, the device will
divert the transient current immediately before it
can be coupled into the nearby traces.
The path length between the TVS device and the
protected line should be minimized.
All conductive loops including power and ground
loops should be minimized.
The transient current return path to ground
should be kept as short as possible to reduce
parasitic inductance.
Ground planes should be used whenever
possible. For multilayer PCBs, use ground vias.
Figure 1 - Common-Mode I/O Port Protection
3
1
2
3
1
2
I/O LINE
GND
Figure 2 - Differential-Mode Ethernet Protection
3
1
2
3
1
2
I/O 1
I/O 2
E
APPLICATION NOTE
相關PDF資料 |
PDF描述 |
|---|---|
| PSOT03LC-T13 | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT03LC-T7 | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT05LC-LF-T13 | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT05LC-LF-T7 | ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT05LC-T13 | ULTRA LOW CAPACITANCE TVS ARRAY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PSOT03LC-T13 | 制造商:PROTEC 制造商全稱:Protek Devices 功能描述:ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT03LC-T7 | 制造商:PROTEC 制造商全稱:Protek Devices 功能描述:ULTRA LOW CAPACITANCE TVS ARRAY |
| PSOT03-LF-T7 | 制造商:PROTEC 制造商全稱:Protek Devices 功能描述:STANDARD CAPACITANCE TVS ARRAY |
| PSOT03-T13 | 制造商:PROTEC 制造商全稱:Protek Devices 功能描述:STANDARD CAPACITANCE TVS ARRAY |
| PSOT03-T7 | 制造商:PROTEC 制造商全稱:Protek Devices 功能描述:STANDARD CAPACITANCE TVS ARRAY |
發(fā)布緊急采購，3分鐘左右您將得到回復。