參數資料
型號: PSD935F2-12B81
廠商: 意法半導體
英文描述: Configurable Memory System on a Chip for 8-Bit Microcontrollers
中文描述: 在8片位微控制器可配置存儲系統(tǒng)
文件頁數: 58/91頁
文件大?。?/td> 488K
代理商: PSD935F2-12B81
PSD935G2
PSD9XX Family
57
APD EN
PMMR0 BIT 1=1
ALE
RESET
CSI
CLKIN
TRANSITION
DETECTION
EDGE
DETECT
APD
COUNTER
POWER DOWN
(PDN)
SELECT
DISABLE BUS
INTERFACE
SECONDARY
FLASH SELECT
MAIN FLASH SELECT
SRAM SELECT
PD
CLR
PD
DISABLE MAIN AND
SECONDARY FLASH/SRAM
PLD
Figure 24. APD Logic Block
The
PSD935G2
Functional
Blocks
(cont.)
Enable APD
Set PMMR0 Bit 1 = 1
PSD in Power
Down Mode
ALE/AS idle
for 15 CLKIN
clocks
RESET
Yes
No
OPTIONAL
Disable desired inputs to PLD
by setting PMMR0 bit 4
and PMMR2 bits 0.
Figure 25. Enable Power Down Flow Chart