• <tfoot id="qo8lv"></tfoot>
  • <big id="qo8lv"></big>
    <dd id="qo8lv"><sub id="qo8lv"></sub></dd>
    <thead id="qo8lv"></thead>
    參數(shù)資料
    型號(hào): PSD853490JIT
    廠商: 意法半導(dǎo)體
    英文描述: Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    中文描述: Flash在系統(tǒng)可編程ISP的外設(shè)的8位微控制器
    文件頁(yè)數(shù): 59/110頁(yè)
    文件大?。?/td> 1737K
    代理商: PSD853490JIT
    59/110
    PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
    Port C – Functionality and Structure
    Port C can be configured to perform one or more
    of the following functions (see Figure
    29
    ):
    MCU I/O Mode
    CPLD Output – McellBC7-McellBC0 outputs
    can be connected to Port B or Port C.
    CPLD Input – via the Input Macrocells (IMC)
    Address In – Additional high address inputs
    using the Input Macrocells (IMC).
    In-System Programming (ISP) – JTAG port
    can be enabled for programming/erase of the
    PSD device. (See the section entitled
    PROGRAMMING IN-CIRCUIT USING THE
    JTAG SERIAL INTERFACE, page 69
    for
    more information on JTAG programming.)
    Open Drain – Port C pins can be configured in
    Open Drain Mode
    Battery Backup features – PC2 can be
    configured for a battery input supply, Voltage
    Stand-by (V
    STBY
    ).
    PC4 can be configured as a Battery-on Indicator
    (V
    BATON
    ), indicating when V
    CC
    is less than
    V
    BAT
    .
    Port C does not support Address Out mode, and
    therefore no Control Register is required.
    Pin PC7 may be configured as the DBE input in
    certain MCU bus interfaces.
    Figure 29. Port C Structure
    I
    DATA OUT
    REG.
    D
    Q
    D
    Q
    WR
    WR
    MCELLBC[7:0]
    ENABLE PRODUCT TERM (.OE)
    READ MUX
    P
    D
    B
    CPLD-INPUT
    DIR REG.
    INPUT
    MACROCELL
    ENABLE OUT
    SPECIAL FUNCTION1
    SPECIAL FUNCTION1
    CONFIGURATION
    BIT
    DATA IN
    OUTPUT
    SELECT
    OUTPUT
    MUX
    PORT C PIN
    DATA OUT
    AI02888B
    相關(guān)PDF資料
    PDF描述
    PSD853490JT 120V Boot, 3-A Peak, High Frequency, High-Side/Low-Side Driver 8-SOIC -40 to 125
    PSD853490MIT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD853490MT 120V Boot, 3-A Peak, High Frequency, High-Side/Low-Side Driver 8-VSON -40 to 125
    PSD8534V15JT Flash In-System Programmable ISP Peripherals For 8-bit MCUs
    PSD8534V15MT 120V Boot, 3-A Peak, High Frequency, High-Side/Low-Side Driver 8-VSON -40 to 125
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD853F2-70J 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
    PSD853F2-70M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 70ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90J 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90JI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD853F2-90M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100