參數(shù)資料
型號: PSD834F2V
英文描述: Flash PSD, 3.3V Supply, for 8-bit MCUs 2 Mbit + 256 Kbit Dual Flash Memories and 64 Kbit SRAM(2M位+256K位雙路閃速存儲器和64K位靜態(tài)RAM,閃速PSD,3.3V電源,用于8位MCU.)
中文描述: 閃光私營部門,3.3V電源,為8位微控制器2兆256千位雙閃存和64千位的SRAM(200萬位256K位雙路閃速存儲器和64K的位靜態(tài)內(nèi)存,閃速私營部門,3.3V的電源,用于8位微控制器。)
文件頁數(shù): 50/89頁
文件大?。?/td> 522K
代理商: PSD834F2V
PSD834F2V
50/89
Table 26. Port Data Registers
Data In.
Port pins are connected directly to the
Data In buffer. In MCU I/O input mode, the pin in-
put is read through the Data In buffer.
Data Out Register.
Stores output data written by
the MCU in the MCU I/O output mode. The con-
tents oftheRegister are driven outto the pins ifthe
Direction Register or the output enable product
term is set to 1. The contents of the register can
also be read back by the MCU.
Output Macrocells (OMC).
The CPLD
Macrocells (OMC) occupy a location in the MCU’s
address space. The MCU can read the output of
the Output Macrocells (OMC). If the OMC Mask
Register bits are not set, writing to the macrocell
loads data to themacrocell flip-flops. See the sec-
tion entitled “PLDs”, on page 27.
Output
OMC Mask Register.
Each OMC Mask Register
bit corresponds to an Output Macrocell (OMC) flip-
flop. When the OMC Mask Register bit is set to a
1, loading data into the Output Macrocell (OMC)
flip-flop is blocked. The default value is 0 or un-
blocked.
Input Macrocells (IMC).
The
(IMC) can be used to latchor store external inputs.
The outputs of theInput Macrocells (IMC) arerout-
ed to the PLD input bus, and can be read by the
MCU. See the section entitled “PLDs”, onpage 27.
Enable Out.
The Enable Out register can beread
by the MCU. It contains the output enable values
for a given port. A1 indicates the driver is in output
mode. A0 indicates thedriver isin tri-state and the
pin is in input mode.
Input
Macrocells
Register Name
Port
MCU Access
Data In
A,B,C,D
Read – input on pin
Data Out
A,B,C,D
Write/Read
Output Macrocell
A,B,C
Read – outputs of macrocells
Write – loading macrocells flip-flop
Mask Macrocell
A,B,C
Write/Read – prevents loading into a given
macrocell
Input Macrocell
A,B,C
Read – outputs of the Input Macrocells
Enable Out
A,B,C
Read – the output enable control of the port driver
相關(guān)PDF資料
PDF描述
PSD834F2 Flash In-System Programmable (ISP) Peripherals For 8-bit MCUs(用于8位MCUs的閃速ISP外圍)
PSD835G2 Configurable Memory System on a Chip for 8-Bit Microcontrollers(8位微控制器片上存儲器可編程外設(shè))
PSD835G2 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a TO-254AA Tabless package; Similar to IRHMJ57160 with optional Total Dose Rating of 1000kRads
PSD835G2V 150V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package. Also available with 300 kRads Total Dose Rating.; Similar to IRHNA67164 with optional Total Dose Rating of 300 kRads.
PSD835G2-B-12B81 Configurable Memory System on a Chip for 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD834F2V-15J 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.0V 2M 150ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD834F2V-15M 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.0V 2M 150ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD834F2V-20JI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 3.0V 2M 200ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD834F2V-20MI 功能描述:SPLD - 簡單可編程邏輯器件 3.0V 2M 200ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD835G2-70U 功能描述:靜態(tài)隨機(jī)存取存儲器 5.0V 4M 70ns RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray