- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD603E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD603E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細胞（可編程邏輯，4K的位的SRAM，26我個可編程輸入/輸出，通用PLD的有63個輸入） |
| 文件頁數(shù)： | 38/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD603E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-38
I/O Ports
There are four programmable I/O ports: Ports A, B are 8 bits, Port C is seven bits and
Port D is three bits. The ports can be configured to function in different modes of operation.
Each port pin is individually configurable allowing a single port to perform multiple functions.
The configuration is defined either using the PSDsoft tools or by the microcontroller writing
to on-chip registers.
General Port Architecture
The general architecture of the I/O Port is shown in Figure 20. Individual Port diagrams
are shown in Figures 22, 23 and 24, and will be discussed in the section below. If the
PSD6XXE1 is configured to a non-multiplexed bus mode, Port A and/or Port B are
connected to the MCU data bus and are not available as general purpose I/O ports.
As shown in Figure 20, the port pins contain an output multiplexer whose selects are driven
by the configuration defined in PSDabel and the Control Registers. Inputs to the multiplexer
include the following:
J
Output data from the Data Out Register in the MCU I/O output mode
J
Latched address outputs
J
GPLD Micro
Cell output or ECSPLD external chip select output
The above inputs are also connected to the Port Data Buffer (PDB) for feedback to the
Internal Data Bus that can be read by the microcontroller. The PDB is a three-state buffer
operating like a multiplexer that allows only one source to be read at a time. The PDB also
has inputs from the Direction Register, Control Register and direct port pin input (Data In ).
The Port pin’s tri-state output driver enable is controlled by a two input OR gate whose
inputs come from the GPLD AND array Enable product term (.oe) and the Direction
Register. If the enable product term of the array output is not defined, then the Direction
Register has sole control of the buffer. Refer to Tables 19 and 20 on how the direction of a
port pin is configured.
Direction Register Bit
0
1
Port Pin Mode
Input
Output
Table 19. Port Pin Direction Control,
Output Enable P.T. Not Defined
Direction Register Bit
0
0
1
1
Output Enable P.T.*
0
1
0
1
Port Pin Mode
Input
Output
Output
Output
Table 20. Port Pin Direction Control, Output Enable P.T. Defined
*
Port D does not have an output enable P.T.
The register contents can be altered by the microcontroller. The PDB feedback path allows
the microcontroller to check the contents of the registers.
The A, B and C Ports have embedded Input Micro
Cells which can be configured as a
latch, a register or direct input to the GPLD. The latch and register are clocked by the
address strobe or a product term from the GPLD AND array. The output from the Input
Micro
Cell drives the PLD input bus and can be read by the microcontroller. Refer to the
Input Micro
Cell description in the PLD section.
Port A has additional logic (not shown in Figure 20) that enables it to operate in Peripheral
I/O mode when the PIO bit in the VM Register is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD612E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD613E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD703S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD603E1-70L | 制造商:WSI 功能描述: |
| PSD60-A | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD60-B | 制造商:WALL 制造商全稱:Wall Industries,Inc. 功能描述:60 Watt Dual Output AC/DC Power Supply |
| PSD61 | 制造商:POWERSEM 制造商全稱:POWERSEM 功能描述:Three Phase Rectifier Bridges |
| PSD611E1-15J | 制造商:WSI 功能描述: 制造商:WSI 功能描述:32K X 8 OTPROM, 26 I/O, PIA-GENERAL PURPOSE, PQCC52 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。