• <li id="kklnf"><pre id="kklnf"><div id="kklnf"></div></pre></li>
    <li id="kklnf"><dl id="kklnf"><xmp id="kklnf">
    <li id="kklnf"><dl id="kklnf"></dl></li><button id="kklnf"><dl id="kklnf"><xmp id="kklnf">
    參數(shù)資料
    型號: PSD512B1
    英文描述: -100V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a SMD-2 package; Similar to IRHNA597160 with optional Total Dose Rating of 300kRads
    中文描述: PSD5XX/ZPSD5XX家庭領(lǐng)域,可編程微控制器外設(shè)
    文件頁數(shù): 120/153頁
    文件大?。?/td> 1036K
    代理商: PSD512B1
    PSD5XX Famly
    117
    -70
    -90**
    -15
    ZPLD_TURBO
    OFF
    *
    Symbol
    Parameter
    Conditions
    Min
    Max
    Min Max
    Min Max
    Unit
    t
    AVQV (PA)
    Address Valid to
    Data Valid
    (Note 3)
    45
    55
    62
    Add 10
    ns
    t
    SLQV (PA)
    CS Valid to Data
    Valid
    55
    55
    62
    Add 10
    ns
    RD to Data Valid
    RD to Data Valid
    8031 Mode
    Data In to Data Out
    Valid
    (Notes 1 and 4)
    22
    26
    45
    0
    ns
    t
    RLQV (PA)
    32
    38
    45
    0
    ns
    t
    DVQV (PA)
    22
    22
    26
    0
    ns
    t
    QXRH (PA)
    t
    RLRH (PA)
    t
    RHQZ (PA)
    RD Data Hold Time
    (Note 1)
    0
    0
    0
    0
    ns
    RD Pulse Width
    (Note 1)
    25
    30
    38
    0
    ns
    RD to Data High-Z
    (Note 1)
    20
    25
    33
    0
    ns
    Port A Peripheral Data Mode Read Timng
    (5 V ± 10%)
    -70
    -90**
    -15
    ZPLD_TURBO
    OFF
    *
    Symbol
    Parameter
    Conditions
    Min
    Max
    Min Max
    Min
    Max
    Unit
    t
    WLQV (PA)
    WR to Data
    Propagation Delay
    (Note 2)
    25
    27
    35
    0
    ns
    t
    DVQV (PA)
    Data to Port A Data
    Propagation Delay
    (Note 5)
    22
    22
    26
    0
    ns
    t
    WHQZ (PA)
    WR Invalid to
    Port A Tri-state
    (Note 2)
    20
    25
    33
    ns
    Port A Peripheral Data Mode Write Timng
    (5 V ± 10%)
    Microcontroller Interface – AC/DC Parameters
    (5 V ± 10% Versions)
    NOTES:
    1.
    RD timing has the same timing as PSEN, DS, LDS, UDS signals.
    WR timing has the same timing as E, DS, LDS, UDS, WRL, WRH signals.
    Any input used to select Port A Data Peripheral Mode.
    Data is already stable on Port A.
    Data stable on ADIO pins to data on Port A.
    2.
    3.
    4.
    5.
    *
    *
    If ZPLD_TURBO is off and the ZPLD is operating above 15 MHz, there is no need to add 10 ns to the timing parameters.
    **
    The -90 speed is available only on Industrial Temperature Range product.
    相關(guān)PDF資料
    PDF描述
    PSD511B1-C-70U Low Cost Field Programmable Microcontroller Peripherals
    PSD501B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
    PSD511B1-C-90JI Low Cost Field Programmable Microcontroller Peripherals
    PSD501B1-C-90UI EXPRESS ETHERNET SWITCH 16 PORT
    PSD511B1-C-90UI Low Cost Field Programmable Microcontroller Peripherals
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD512B1-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
    PSD512B1-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
    PSD512B1-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
    PSD512B1-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
    PSD512B1-12UI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral