• <small id="ifpr6"></small>
    <big id="ifpr6"><sup id="ifpr6"></sup></big>
    <thead id="ifpr6"><strike id="ifpr6"><big id="ifpr6"></big></strike></thead>
    參數(shù)資料
    型號: PSD4235F2-12B81I
    廠商: 意法半導體
    英文描述: Flash In-System-Programmable Peripherals for 16-Bit MCUs
    中文描述: Flash在系統(tǒng)可編程外設的16位微控制器
    文件頁數(shù): 2/93頁
    文件大?。?/td> 503K
    代理商: PSD4235F2-12B81I
    i
    PSD4000 Series
    PSD4135G2
    Flash In-System-Programmable Peripherals for 16-Bit MCUs
    Table of Contents
    Introduction ........................................................................................................................................................................................1
    In-System Programming (ISP) JTAG .......................................................................................................................................2
    In-Application re-Programming (IAP) .......................................................................................................................................2
    Key Features......................................................................................................................................................................................3
    PSD4000 Family................................................................................................................................................................................3
    Block Diagram....................................................................................................................................................................................4
    Architectural Overview.......................................................................................................................................................................5
    Memory ....................................................................................................................................................................................5
    PLDs.........................................................................................................................................................................................5
    I/O Ports ...................................................................................................................................................................................5
    Microcontroller Bus Interface....................................................................................................................................................5
    ISP via JTAG Port ....................................................................................................................................................................6
    In-System Programming (ISP) .................................................................................................................................................6
    In-Application re-Programming (IAP) .......................................................................................................................................6
    Page Register...........................................................................................................................................................................6
    Power Management Unit..........................................................................................................................................................6
    Development System.........................................................................................................................................................................7
    Pin Descriptions.................................................................................................................................................................................8
    Register Description and Address Offset.........................................................................................................................................11
    Register Bit Definition ......................................................................................................................................................................12
    Functional Blocks.............................................................................................................................................................................15
    Memory Blocks.......................................................................................................................................................................15
    Main Flash and Secondary Flash Memory Description ...................................................................................................15
    SRAM...............................................................................................................................................................................26
    Memory Select Signals ....................................................................................................................................................26
    Page Register ..................................................................................................................................................................29
    Memory ID Registers .......................................................................................................................................................30
    PLDs.......................................................................................................................................................................................31
    Decode PLD (DPLD)........................................................................................................................................................33
    General Purpose PLD (GPLD).........................................................................................................................................33
    Microcontroller Bus Interface..................................................................................................................................................36
    Interface to a Multiplexed Bus..........................................................................................................................................36
    Interface to a Non-multiplexed Bus..................................................................................................................................36
    Data Byte Enable Reference ...........................................................................................................................................38
    Microcontroller Interface Examples..................................................................................................................................39
    I/O Ports .................................................................................................................................................................................44
    General Port Architecture ................................................................................................................................................44
    Port Operating Modes......................................................................................................................................................44
    Port Configuration Registers (PCRs)...............................................................................................................................48
    Port Data Registers..........................................................................................................................................................49
    Ports A, B and C – Functionality and Structure ...............................................................................................................50
    Port D – Functionality and Structure................................................................................................................................51
    Port E – Functionality and Structure ................................................................................................................................51
    Port F – Functionality and Structure ................................................................................................................................52
    Port G – Functionality and Structure................................................................................................................................52
    相關PDF資料
    PDF描述
    PSD4135F2-12J Flash In-System-Programmable Peripherals for 16-Bit MCUs
    PSD4235F2-12J Flash In-System-Programmable Peripherals for 16-Bit MCUs
    PSD4135F2-12JI Flash In-System-Programmable Peripherals for 16-Bit MCUs
    PSD4235F2-12JI Flash In-System-Programmable Peripherals for 16-Bit MCUs
    PSD4135G1-12B81I Flash In-System-Programmable Peripherals for 16-Bit MCUs
    相關代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD4235G2-70U 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 4M 70ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
    PSD4235G2-90U 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD4235G2-90UI 功能描述:CPLD - 復雜可編程邏輯器件 5.0V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD4235G2V-12UI 功能描述:CPLD - 復雜可編程邏輯器件 3.3V 4M 120ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
    PSD4235G2V-90U 功能描述:CPLD - 復雜可編程邏輯器件 3.3V 4M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100