參數(shù)資料
型號(hào): PSD412A1-C-90UI
廠商: 意法半導(dǎo)體
英文描述: High Speed CMOS Logic Hex Schmitt-Triggered Inverters 14-SOIC -55 to 125
中文描述: 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備
文件頁數(shù): 37/123頁
文件大?。?/td> 657K
代理商: PSD412A1-C-90UI
PSD4XX Famly
34
9.1.2.6 The ZPLDPower Management
The ZPLD implements a Zero Power Mode, which provides considerable power savings
for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the
Power Management Mode Register 0 (PMMR0) has to be turned off.
If none of the inputs to the ZPLD are switching for a time period of 70ns, the ZPLD puts
itself into Zero Power Mode and the current consumption is minimal. The ZPLD will resume
normal operation as soon as one or more of the inputs change state.
Two other features of the ZPLD provide additional power savings:
1. Clock Disable:
Users can disable the clock input to the ZPLD and/or macrocells,
thereby reducing AC power consumption.
2. Product Term Disable:
Unused product terms in the ZPLD are disabled by the PSDsoft Software automatically
for further power savings.
The ZPLD power configuration is described in the Power Management Unit section.
The PSD4XX
Architecture
(cont.)
相關(guān)PDF資料
PDF描述
PSD403A1-C-15J High Speed CMOS Logic Hex Schmitt-Triggered Inverters 14-SOIC -55 to 125
PSD403A1-C-15L Low Cost Field Programmable Microcontroller Peripherals
PSD403A1-C-15U Low Cost Field Programmable Microcontroller Peripherals
PSD403A1-C-70J High Speed CMOS Logic Hex Schmitt-Triggered Inverters 14-TSSOP -55 to 125
PSD403A1-C-70L High Speed CMOS Logic Hex Schmitt-Triggered Inverters 14-TSSOP -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD412A2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PSD4XX/ZPSD4XX FAMILY FIELD-PROGRAMMABLE MICROCONTROLLER PERIPHERALS
PSD412A2-12J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD412A2-12JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD412A2-12LI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral
PSD412A2-12U 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Peripheral