• <label id="opfix"><span id="opfix"><pre id="opfix"></pre></span></label>
    <ins id="opfix"><th id="opfix"><dl id="opfix"></dl></th></ins>
    <label id="opfix"><td id="opfix"></td></label>
    <dl id="opfix"><strike id="opfix"><tr id="opfix"></tr></strike></dl>
  • 參數(shù)資料
    型號(hào): PSD403A1-70U
    英文描述: -30V 100kRad Hi-Rel Single P-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package; A IRHYB597Z30CM with Standard Packaging
    中文描述: 現(xiàn)場(chǎng)可編程外圍
    文件頁(yè)數(shù): 87/123頁(yè)
    文件大小: 657K
    代理商: PSD403A1-70U
    第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
    PSD4XX Famly
    84
    Explanation of AC Symbols for Non ZPLD Timing.
    Example:
    t
    AVLX
    Time from Address Valid to ALE Invalid.
    A
    – Address
    C
    – Power Down
    D
    – Input Data
    E
    – E
    H
    – Logic Level High
    I
    – Interrupt
    L
    – Logic Level Low or ALE
    N
    – Reset
    P
    – Port Signal
    Q
    – Output Data
    R
    – WR, UDS, LDS, DS, IORD, PSEN
    S
    – Chip Select
    T
    – R/W
    t
    – Time
    V
    – Valid
    X
    – No Longer a Valid Logic Level
    Z
    – Float
    -70
    -90*
    -15
    EPROM_CMiser
    ON
    Symbol
    Parameter
    Conditions
    Min Max Min Max Min Max
    Unit
    t
    LVLX
    t
    AVLX
    t
    LXAX
    t
    AVQV
    ALE or AS Pulse Width
    Address Setup Time
    Address Hold Time
    Address Valid to Data
    Valid
    CS Valid to Data Valid
    RD to Data Valid
    8/16-Bit Bus
    RD to Data Valid 8-Bit
    Bus, 8031 Separate
    Mode
    RD Data Hold Time
    RD Pulse Width
    RD to Data High-Z
    E Pulse Width
    R/W Setup Time
    to Enable
    R/W Hold Time After
    Enable
    18
    5
    7
    20
    6
    8
    28
    10
    11
    0
    0
    0
    ns
    ns
    ns
    (Note 3)
    (Note 3)
    (Note 3)
    70
    90
    150
    Add 10
    ns
    t
    SLQV
    80
    100
    150
    Add 10
    ns
    (Note 1)
    20
    32
    40
    0
    ns
    t
    RLQV
    (Note 2)
    32
    38
    45
    0
    ns
    t
    RHQX
    t
    RLRH
    t
    RHQZ
    t
    EHEL
    t
    THEH
    (Note 1)
    (Note 1)
    (Note 1)
    0
    0
    0
    0
    0
    0
    0
    ns
    ns
    ns
    ns
    30
    32
    38
    22
    25
    33
    30
    32
    38
    8
    10
    18
    0
    ns
    t
    ELTL
    0
    0
    0
    0
    ns
    In 16-Bit Data Bus
    Mode (Note 9)
    In 8-Bit Data Bus
    Mode (Note 9)
    20
    30
    38
    0
    ns
    t
    AVPV
    Address Input Valid to
    Address Output Delay
    22
    32
    48
    0
    ns
    Read Timng
    (5 V ± 10% Versions)
    NOTES:
    1.
    RD timing has the same timing as PSEN, DS, LDS, UDS signals.
    RD and PSEN have the same timing for 8031 mode.
    Any input used to select an internal PSD4XX function.
    In multiplexed mode latched address generated from ADIO delay to address output on any Port.
    2.
    3.
    4.
    *
    The -90 speed is available only on Industrial Temperature Range product.
    13.8 Microcontroller Interface – AC/DC Parameters
    (5 V ± 10% Versions)
    相關(guān)PDF資料
    PDF描述
    PSD403A1-90J 100V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a SMD-2 package. Also available in 300kRad.; A IRHNA67160 with Standard Packaging
    PSD403A1-90U 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a Low-Ohmic TO-257AA package. Also available with Total Dose Rating of 300kRads.; A IRHYS67230CM with Standard Packaging
    PSD403A2 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; Similar to IRHE7230 with optional Total Dose Rating of 300kRads
    PSD403A2-12J 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; A IRHE7230 with Standard Packaging
    PSD403A2-12JI 200V 100kRad Hi-Rel Single N-Channel TID Hardened MOSFET in a 18-pin LCC package; Similar to IRHE7230 with optional Total Dose Rating of 1000kRads
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    PSD403A1-90J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral
    PSD403A1-90U 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Field-Programmable Peripheral
    PSD403A1-C-15J 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
    PSD403A1-C-15L 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals
    PSD403A1-C-15U 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals