- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383785 > PSD211R-B-90JI (意法半導(dǎo)體) Low Cost Field Programmable Microcontroller Peripherals PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD211R-B-90JI |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Low Cost Field Programmable Microcontroller Peripherals |
| 中文描述： | 低成本現(xiàn)場(chǎng)可編程微控制器外圍設(shè)備 |
| 文件頁(yè)數(shù)： | 22/51頁(yè) |
| 文件大?。?/td> | 348K |
| 代理商： | PSD211R-B-90JI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)
PSD211R Famly
19
12.
Control Signals
(Cont.)
Signal State Just
After Reset
(Note 1)
Signal State
During Reset
Port
Configured Mode of Operation
AD0/A0-
AD15/A15
All
Input (Hi-Z)
MCU address
and/or data
Input (Hi-Z)
MCU I/O
Input (Hi-Z)
Port Pins
PA0-PA7
PSD211R,
ZPSD211R
ZPSD211RV
Logic 0
MCU address
Latched Address Out
Hi-Z
MCU address
Input (Hi-Z)
MCU I/O
Input (Hi-Z
Chip Select Outputs,
CS0-CS7, CMOS
PSD211R,
ZPSD211R
ZPSD211RV
PSD211R,
ZPSD211R
ZPSD211RV
Logic 1
Per CS equations
Port Pins
PB0-PB7
Hi-Z
Per CS equations
Chip Select Outputs,
CS0-CS7, Open Drain
Hi-Z
Per CS equations
Hi-Z
Per CS equations
Input (Hi-Z)
Address or Logic Inputs, A16-A18
Input (Hi-Z)
Port Pins
PC0-PC2
Chip Select Outputs,
CS8-CS10, CMOS
PSD211R,
ZPSD211R
ZPSD211RV
Logic 1
Per CS equations
Hi-Z
Per CS equations
Table 8A. External PSDSignal States During and Just After Reset
NOTE:
1. Signal is valid immediately after reset for non-V devices. ZPSD211RV devices need an additional
500 nsec after reset before signal is valid.
Internal
Signal State
During
Power-Down
Internal Signal
State During
Reset
Component
Internal Signal
CS0-CS10
Logic 1 (inactive)
Per CS Equations
Per equations
for each
internal signal
PAD A and PAD B
CSIOPORT,
ES0-ES7
Logic 0 (inactive)
All registers in CSIOPORT
address space, including:
Direction
Data
PMR (turbo bit, ZPSD only)
N/A
Logic 0 in all bit of
all registers
Logic 0 until
changed by MCU
Table 8B. Internal PSDSignal States During and Just After Reset
NOTE:
N/A = Not Applicable
RESET LOW
V
IH
RESET HIGH
ZPSD211R(V)
IS OPERATIONAL
500 ns
500 ns
V
IL
Figure 8. The Required Reset Cycle for ZPSD211RV Devices Only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD211RL | Low Cost Field Programmable Microcontroller Peripherals |
| PSD211RM | Low Cost Field Programmable Microcontroller Peripherals |
| PSD211RN | Low Cost Field Programmable Microcontroller Peripherals |
| PSD4235G2V-70UIT | Flash In-System Programmable ISP Peripherals For 16-bit MCUs 3.3V Supply |
| PSD4235G2V-15U | Flash In-System-Programmable Peripherals for 16-Bit MCUs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD211RL | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD211RM | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD211RN | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD2-120 | 制造商:Tamura Corporation of America 功能描述: |
| PSD2-16 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。