參數(shù)資料
型號: PPC440GRx-NpAfffTs
廠商: Applied Micro Circuits Corp.
英文描述: PowerPC 440GRx Embedded Processor
中文描述: 嵌入式處理器的PowerPC 440GRx
文件頁數(shù): 86/88頁
文件大?。?/td> 603K
代理商: PPC440GRX-NPAFFFTS
440GRx – PPC440GRx Embedded Processor
Preliminary Data Sheet
86
AMCC Proprietary
Revision 1.08 – October 15, 2007
Initialization
The PPC440GRx provides the option for setting initial parameters based on default values or by reading them from
a slave PROM attached to the IIC0 bus (see “Serial EEPROM” below). Some of the default values can be altered
by strapping on external pins (see “Strapping” below).
Strapping
While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable certain default
initial conditions prior to PPC440GRx start-up. The actual capture instant is the nearest reference clock edge
before the deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down
(logical 0) resistors to select the desired default conditions. These pins are used for strap functions only during
reset. Following reset they are used for normal functions. The signal names assigned to the pins for normal
operation are shown in parentheses following the pin number.
Note:
When UART0_DCD, UART0_DSR and UART0_CTS are used functionally, the pin straps should be isolated
from the UART transceiver during reset as the transceiver may overdrive the pin straps and cause the
PPC440GRx to read incorrect straps.
The following table lists the strapping pins along with their functions and strapping options:
Serial EEPROM
During reset, initial conditions other than those obtained from the strapping pins can be read from a ROM device
connected to the IIC0 port. At the de-assertion of reset, if the bootstrap controller is enabled, the PPC440GRx
sequentially reads 16B from the ROM device on the IIC0 port and sets the SDR0_SDSTP0, SDR0_SDSTP1,
SDR0_SDSTP2 and SDR0_SDSTP3 registers accordingly.
The initialization settings and their default values are covered in detail in the
PowerPC 440GRx User’s Manual
.
Table 28. Strapping Pin Assignments
Function
Option
Pin Strapping
C28
(UART0_DCD)
C29
(UART0_DSR)
A29
(UART0_CTS)
Serial device is disabled. Each of the six options (A–
F) is a combination of boot source, boot-source
width, and clock frequency specifications. Refer to
the IIC Bootstrap Controller chapter in the
PPC440GRx Embedded Processor User’s Manual
for details.
A
0
0
0
B
0
0
1
C
0
1
0
D
0
1
1
E
1
0
0
F
1
1
0
Serial device is enabled. The option being selected is
the IIC0 slave address that will respond with
strapping data.
G (0xA8)
1
0
1
H (0xA4)
1
1
1
相關(guān)PDF資料
PDF描述
PPC440GRx-SpAfffTs PowerPC 440GRx Embedded Processor
PPC440GX-3RF800CZ Power PC 440GX Embedded Processor
PPC440GX-3CC533S Power PC 440GX Embedded Processor
PPC440GX-3CC667S Power PC 440GX Embedded Processor
PPC440GX-3CF400C Power PC 440GX Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440GRX-NTA400E 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440GRX-NTA400EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NTA533EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NTA667EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NUA400E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays