- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368095 > PPC405EP-3LB333C (APPLIEDMICRO INC) PowerPC 405EP Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC405EP-3LB333C |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PowerPC 405EP Embedded Processor |
| 中文描述： | 32-BIT, 333.33 MHz, RISC PROCESSOR, PBGA385 |
| 封裝： | 31 X 31 MM, LEAD FREE, PLASTIC, EBGA-385 |
| 文件頁數(shù)： | 42/50頁 |
| 文件大?。?/td> | 373K |
| 代理商： | PPC405EP-3LB333C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
PPC405EP – PowerPC 405EP Embedded Processor
42
AMCC
Revision 1.07 – September 10, 2007
Data Sheet
Spread Spectrum Clocking
Care must be taken when using a spread spectrum clock generator (SSCG) with the PPC405EP. This controller
uses a PLL for clock generation inside the chip. The accuracy with which the PLL follows the SSCG is referred to
as tracking skew. The PLL bandwidth and phase angle determine how much tracking skew there is between the
SSCG and the PLL for a given frequency deviation and modulation frequency. When using an SSCG with the
PPC405EP the following conditions must be met:
The frequency deviation must not violate the minimum clock cycle time. Therefore, when operating the
PPC405EP with one or more internal clocks at their maximum supported frequency, the SSCG can only
lower the frequency.
The maximum frequency deviation cannot exceed
3%, and the modulation frequency cannot exceed
40kHz. In some cases, on-board PPC405EP peripherals impose more stringent requirements (see Note 1).
Use the peripheral bus clock (PerClk) for logic that is synchronous to the peripheral bus since this clock
tracks the modulation.
Use the SDRAM MemClkOut since it also tracks the modulation.
Notes:
1. The serial port baud rates are synchronous to the modulated clock. The serial port has a tolerance of approx-
imately 1.5% on baud rate before framing errors begin to occur. The 1.5% tolerance assumes that the
connected device is running at precise baud rates. If an external serial clock is used the baud rate is unaf-
fected by the modulation.
2. Operation of the PPC405EP PCI Bridge is unaffected by the use of an SSCG.
The PCI controller must be operated in asynchronous mode. When in asynchronous mode, the PCI bus clock
must be driven into the PPC405EP PCIClk input. In this configuration the PCI controller supports the
66.66 MHz PCI clock specification which specifies a maximum frequency deviation of -1% at a modulation of
between 30 kHz and 33 kHz.
3. Ethernet operation is unaffected.
4. IIC operation is unaffected.
Caution:
It is up to the system designer to ensure that any SSCG used with the PPC405EP meets the above
requirements and does not adversely affect other aspects of the system.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC405EP-3LB333CZ | PowerPC 405EP Embedded Processor |
| PPC405EX-NpAfffTx | PowerPC 405EX Embedded Processor |
| PPC405EX-SpAfffTx | PowerPC 405EX Embedded Processor |
| PPC405EZ-CSAfffTx | PowerPC 405EZ Embedded Processor |
| PPC405GP-3BE133C | Power PC 405GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC405EP-3LB333CZ | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PowerPC 405EP Embedded Processor |
| PPC405EX-CPA533T | 制造商:AMCC 功能描述: 制造商:AppliedMicro 功能描述: |
| PPC405EX-NPA333T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NPA400T | 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
| PPC405EX-NPA533T | 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 533 MHZ, 2 PCIE, 2 10/100/1G ETHE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。