| 型號(hào): | CY39200V |
| 英文描述: | Programmable Logic |
| 中文描述: | 可編程邏輯 |
| 文件頁(yè)數(shù): | 53/86頁(yè) |
| 文件大?。?/td> | 1212K |
| 代理商: | CY39200V |

相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY3930V208-200MGC | CAP CER 1000PF 50V X7R 0805 FLEX |
| CY3950V208-200MGC | CAP CER 10000PF 50V X7R 0805 FLX |
| CY39100V208-200MGC | CAP CER .10UF 50V X7R 0805 FLEX |
| CY39165V208-200MGC | CAP 100PF 50V 10% SLC SMD-0202 WAFFLE RF |
| CY39200V208-200MGC | CPLDs at FPGA Densities |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39200V208-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V208-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V208-125BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V208-125BGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200V208-125MBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |