- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3863 > PIC18F65J90-I/PT (Microchip Technology)IC PIC MCU FLASH 16KX16 64TQFP PDF資料下載
參數(shù)資料
| 型號： | PIC18F65J90-I/PT |
| 廠商： | Microchip Technology |
| 文件頁數(shù)： | 16/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PIC MCU FLASH 16KX16 64TQFP |
| 產(chǎn)品培訓模塊： | Asynchronous Stimulus PIC18 J Series MCU Overview 8-bit PIC® Microcontroller Portfolio |
| 標準包裝： | 160 |
| 系列： | PIC® 18F |
| 核心處理器： | PIC |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復位，LCD，LVD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 51 |
| 程序存儲器容量： | 32KB（16K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 12x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 64-TQFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 643 (CN2011-ZH PDF) |
| 配用： | AC162079-ND - HEADER MPLAB ICD2 18F85J90 64/80 AC164327-ND - MODULE SKT FOR 64TQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
LPC2104_2105_2106_7
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 20 June 2008
23 of 41
NXP Semiconductors
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
3. Running an application with level CRP3 selected fully disables any access to chip via
the JTAG pins and the ISP. This mode effectively disables ISP override using P0[14]
pin, too. It is up to the user’s application to provide (if needed) a ash update
mechanism using IAP calls or a call to reinvoke ISP command to enable ash update
via UART 0.
6.18.5 External interrupt inputs
The LPC2104/2105/2106 include three external interrupt inputs as selectable pin
functions. The external interrupt inputs can optionally be used to wake up the processor
from Power-down mode.
6.18.6 Memory mapping control
The Memory mapping control alters the mapping of the interrupt vectors that appear
beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the on-chip
ash memory, or to the on-chip static RAM. This allows code running in different memory
spaces to have control of the interrupts.
6.18.7 Power control
The LPC2104/2105/2106 support two reduced power modes: Idle mode and Power-down
mode. In Idle mode, execution of instructions is suspended until either a Reset or interrupt
occurs. Peripheral functions continue operation during Idle mode and may generate
interrupts to cause the processor to resume execution. Idle mode eliminates power used
by the processor itself, memory systems and related controllers, and internal buses.
In Power-down mode, the oscillator is shut down and the chip receives no internal clocks.
The processor state and registers, peripheral registers, and internal SRAM values are
preserved throughout Power-down mode and the logic levels of chip output pins remain
static. The Power-down mode can be terminated and normal operation resumed by either
a Reset or certain specic interrupts that are able to function without clocks. Since all
dynamic operation of the chip is suspended, Power-down mode reduces chip power
consumption to nearly zero.
The power can be controlled for each peripheral individually allowing peripherals to be
turned off if they are not needed in the application and resulting in additional power
savings.
6.18.8 APB
The APB divider determines the relationship between the processor clock (CCLK) and the
clock used by peripheral devices (PCLK). The APB divider serves two purposes. The rst
is to provide peripherals with the desired PCLK via APB so that they can operate at the
speed chosen for the ARM processor. In order to achieve this, the APB may be slowed
down to 1
2 to
1
4 of the processor clock rate. Because the APB must work properly at
power-up (and its timing cannot be altered if it does not work since the APB divider control
registers reside on the APB), the default condition at reset is for the APB to run at 1
4 of the
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC18F46K22-I/PT | IC PIC MCU 64KB FLASH 44TQFP |
| PIC18F44J50-I/PT | IC PIC MCU FLASH 16K 2V 44-TQFP |
| PIC18LF44J50-I/PT | IC PIC MCU FLASH 16K 2V 44-TQFP |
| PIC18F46K22-I/MV | MCU PIC 64KB FLASH 40QFN |
| PIC18LF46K22-I/MV | MCU PIC 64KB FLASH 40UQFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC18F65J90T-I/PT | 功能描述:8位微控制器 -MCU 32KB Flash 2048bytes-RAM 51I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| PIC18F65J94-I/MR | 制造商:Microchip Technology Inc 功能描述:64 PINS, 32KB FLASH, 4KB RAM, 16MIPS, NANOWATT XLP, LCD, USB - Rail/Tube 制造商:Microchip Technology Inc 功能描述:IC MCU 8BIT 32KB FLASH 64QFN 制造商:Microchip Technology Inc 功能描述:64 pins, 32KB Flash, 4KB RAM, 16MIPS, nanoWatt XLP, LCD, USB, 64 QFN 9x9x0.9mm T |
| PIC18F65J94-I/PT | 制造商:Microchip Technology Inc 功能描述:64 PINS, 32KB FLASH, 4KB RAM, 16MIPS, NANOWATT XLP, LCD, USB - Trays 制造商:Microchip Technology Inc 功能描述:IC MCU 8BIT 32KB FLASH 64TQFP |
| PIC18F65J94T-I/MR | 制造商:Microchip Technology Inc 功能描述:MCU 8-bit PIC18 PIC RISC 32KB Flash 2.5V/3.3V 64-Pin QFN EP T/R 制造商:Microchip Technology Inc 功能描述:64 PINS, 32KB FLASH, 4KB RAM, 16MIPS, NANOWATT XLP, LCD, USB - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 8BIT 32KB FLASH 64QFN 制造商:Microchip Technology Inc 功能描述:8-bit Microcontrollers - MCU 64 pins 32KB Flash 4KB RAM 16MIPS |
| PIC18F65J94T-I/PT | 制造商:Microchip Technology Inc 功能描述:64 PINS, 32KB FLASH, 4KB RAM, 16MIPS, NANOWATT XLP,LCD, USB - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 8BIT 32KB FLASH 64TQFP 制造商:Microchip Technology Inc 功能描述:8-bit Microcontrollers - MCU 64 pins, 32KB Flash, 4KB RAM, 16MIPS |
發(fā)布緊急采購，3分鐘左右您將得到回復。